


# CMOS 4-BIT SINGLE CHIP MICROCOMPUTER **S1C63000** Core CPU Manual




**SEIKO EPSON CORPORATION** 

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

## Configuration of product number



# S1C63000 Core CPU MANUAL

## PREFACE

This manual explains the architecture, operation and instruction of the core CPU S1C63 of the CMOS 4-bit single chip microcomputer S1C63 Family.

Also, since the memory configuration and the peripheral circuit configuration is different for each device of the S1C63 Family, you should refer to the respective manuals for specific details other than the basic functions.

### **CONTENTS**

CHAPTER 1	<b>O</b> U2	TLINE		1
	1.1	Features		. 1
	1.2	Instruction Set Features		. 1
	1.3	Block Diagram		. 2
	1.4	Input-Output Signals		. 2
CHAPTER 2	Arc	CHITECTURE	•••••	4
	2.1	ALU and Registers		. 4
		2.1.1 ALU		
		2.1.2 Register configuration		
		2.1.3 Flags 2.1.4 Arithmetic operations with numbering system		
		2.1.5 EXT register and data extension		
	2.2	Program Memory		11
	2.2	2.2.1 Configuration of program memory		11
		2.2.2 PC (program counter)		
		2.2.3 Branch instructions		
		2.2.4 Table look-up instruction	16	
	2.3	Data Memory		17
		2.3.1 Configuration of data memory	17	
		2.3.2 Addressing for data memory		
		2.3.3 Stack and stack pointer		
		2.3.4 Memory mapped I/O	21	
CHAPTER 3	CP	U OPERATION		22
	3.1	Timing Generator and Bus Cycle		22
	3.2	Instruction Fetch and Execution		22
	3.3	Data Bus (Data Memory) Control		23
		3.3.1 Data bus status		
		3.3.2 High-impedance control		
		3.3.3 Interrupt vector read		
		3.3.4 Memory write		
	24			25
	3.4	Initial Reset		23
		3.4.1 Initial reset sequence		
		c. 12 minut sening of merinu registers	20	

#### CONTENTS

	3.5	Interrupts	26 27	
	3.6	Standby Status	31	
CHAPTER 4	Inst	TRUCTION SET	3	3
	4.1	Addressing Mode         4.1.1 Basic addressing modes         4.1.2 Extended addressing mode	33	
	4.2	Instruction List	37 38 40 48	
	4.3	Instruction Formats	59	
	4.4	Detailed Explanation of Instructions	60	

# CHAPTER 1 OUTLINE

The S1C63000 is the core CPU of the 4-bit single chip microcomputer S1C63 Family that utilizes original EPSON architecture. It has a large and linear addressable space, maximum 64K words (13 bits/ word) program memory (code ROM area) and maximum 64K words (4 bits/word) data memory (RAM, data ROM and I/O area), and high speed, abundant instruction sets. It operates in a wide range of supply voltage and features low power consumption. Furthermore, modularization of programs can be done easily because the program memory does not need bank and page management and relocatable programming is possible.

In addition, it has adopted a unified architecture and a peripheral circuit interface in memory mapped I/O method to flexibly meet future expansion of the S1C63 Family.

# 1.1 Features

Program memory	Maximum $64K \times 13$ bits (lir	near address, non-page method)
Data memory	Maximum $64K \times 4$ bits	
Basic instruction set	47 types with 5 types of bas addressing modes	sic addressing modes and 3 types of extended
Instruction cycle	1 cycle (2 clocks), 2 cycles (4	4 clocks) and 3 cycles (6 clocks)
Register configuration	Data register	$2 \times 4$ bits
	Index register	$2 \times 16$ bits
	Address extension register	8 bits
	Program counter	16 bits
	Stack pointer	$2 \times 8$ bits
	Condition flag	4 bits
	Queue register	16 bits
Interrupt function	NMI (Non Maskable Interr	upt) vector 1
	Hardware interrupt vector	Maximum 15 vectors
	Software interrupt vector	Maximum 63 vectors
Standby function	HALT/SLEEP	
Peripheral circuit interface	Memory mapped I/O meth	nod
Pipeline processing	2 stages (fetch and executio	on) pipeline processing

The S1C63000 boasts the below features.

# 1.2 Instruction Set Features

- (1) It adopts high efficiency machine cycles, high speed and abundant instruction set. Almost all standard instructions operate in 1 cycle (2 clock).
- (2) Both the program space and the data space are designed as a 64K-word linear space without page concept and can be addressed with 1 instruction.
- (3) The instruction system includes relocatable jump instructions and allows a relocatable programming. Thus modular programming and software library development can be realized easily, and it increases an efficiency for developing applications.
- (4) Memory management can be done easily by 5 types of basic addressing modes, 3 types of extended addressing modes with the address extension register and 16-bit operation function that is useful in address calculations.
- (5) 8-bit data processing is possible using the table look-up instruction and other instructions.
- (6) Some instructions support a numbering system, thus binary to hexadecimal software counters can be made easily.

## 1.3 Block Diagram

Figure 1.3.1 shows the S1C63000 block diagram.




Fig. 1.3.1 S1C63000 block diagram

## 1.4 Input-Output Signals

Tables 1.4.1 (a) and 1.4.1 (b) show the input/output signals between the S1C63000 and peripheral circuits.

<i>Table 1.4.1(a)</i>	Input/output signal list (	1)
-----------------------	----------------------------	----

Туре	Terminal name	I/O	Function
Power supply	VDD (VD1)	I	Power supply (+)
			Inputs a plus supply voltage.
	Vss (Vs1)	I	Power supply (-)
			Inputs a minus supply voltage.
Clock	CLK	I	Clock input
			Inputs the system clock from the peripheral circuit.
	PK	0	2-phase divided clock output
	PL		Outputs the 2-phase divided signals to be generated from the system clock
			input to the CLK terminal as following phase.
			PK
			→ 1 cycle l←
Address bus	IA00–IA15	0	Instruction address output
			Outputs an instruction (code ROM) address.
	DA00-DA15	0	Data address output
			Outputs a data (RAM, I/O) address.

Туре	Terminal name	I/O	Function				
Data bus	100–112	I	Instruction bus				
			Inputs an instruction code.				
	M00-M15	I/O	16-bit data bus				
			A bidirectional data bus to connect to the RAM (stack RAM) for 16-bit accessing.				
	D0-D3	I/O	4-bit data bus				
			A bidirectional data bus to connect to the RAM and I/O.				
Bus control	RD	0	Data read				
signal			Goes to a low level when the CPU reads data (from RAM, I/O).				
_	WR	0	Data write				
			Goes to a low level when the CPU writes data (to RAM, I/O).				
	RDIV	0	Read interrupt vector				
			Goes to a low level when the CPU reads an interrupt vector.				
System control	SR	I	Reset input				
signal			A low level input resets the CPU.				
	USLP	0	Micro sleep				
			Goes to a low level when the CPU executes the SLP instruction.				
			The peripheral circuit stops oscillation on the basis of this signal.				
Interrupt signal	NMI	I	Non-maskable interrupt request				
			An interrupt request terminal for an interrupt that cannot be masked by software.				
			It is accepted at the falling edge of an input signal to this terminal.				
	ĪRQ	I Interrupt request					
			An interrupt request terminal for interrupts that can be masked by software.				
			It is accepted by a low level signal input to this terminal.				
	IACK	0	Interrupt acknowledge				
			Goes to a low level while executing an $\overline{\text{NMI}}$ or $\overline{\text{IRQ}}$ interrupt response cycle.				
	NACK	0	Non-maskable interrupt acknowledge				
			Goes to a low level while executing a non-maskable interrupt response cycle.				
Status signal	FETCH	0	Fetch cycle				
			Goes to a low level when the CPU fetches an instruction.				
	STOP	0	Stop signal				
			Goes to a low level when the CPU is in stop status after executing the HALT				
			or SLP instruction, or in reset status (SR is low).				
	IF	0	Interrupt flag				
			Outputs a status (inverted value) of the interrupt flag in the flag (F) register.				
	BS16 O 16-bit access						
			Goes to a low level when the CPU accesses to a 16-bit RAM.				
	DBS0	0	Data bus status				
	DBS1		Outputs data bus status (for both the 4-bit and 16-bit data bus).				
			DBS1 DBS0 State				
			0 0 High impedance				
			0 1 Interrupt vector read 1 0 Memory write				
			1 1 Memory read				
L							

*Table 1.4.1(b) Input/output signal list (2)* 

See Chapter 3, "CPU OPERATION", for the timing of the signals.

# CHAPTER 2 ARCHITECTURE

This chapter explains the S1C63000 ALU, registers, configuration of the program memory area and data memory area, and addressing.

# 2.1 ALU and Registers

## 2.1.1 ALU

The ALU (Arithmetic and Logic Unit) loads 4-bit data from a memory or a register and operates the data according to the instruction. Table 2.1.1.1 shows the ALU operation functions.


Function classification	Mnemonic	Operation
Arithmetic	ADD	Addition
	ADC	Addition with carry
	SUB	Subtraction
	SBC	Subtraction with carry
	CMP	Comparison
	INC	Increment (adds 1)
	DEC	Decrement (subtracts 1)
Logic	AND	Logical product
	OR	Logical sum
	XOR	Exclusive OR
	BIT	Bit test
	CLR	Bit clear
	SET	Bit set
	TST	Bit test
Rotate / shift	RL	Rotate to left with carry
	RR	Rotate to right with carry
	SLL	Logical shift to left
	SRL	Logical shift to right

Table 2.1.1.1 ALU operation functions

The operation result is stored to a register or memory according to the instruction. In addition, the Z (zero) flag and C (carry) flag are set/reset according to the operation result.

## 2.1.2 Register configuration

Figure 2.1.2.1 shows the register configuration of the S1C63000.



#### • A and B registers

The A and B registers are respective 4-bit data registers that are used for data transfer and operation with other registers, data memories or immediate data. They are used independently for 4-bit transfer/operations and used in a BA pair that makes the B register the high-order 4 bits for 8-bit transfer/operations.

### • X and Y registers

The X and Y registers are respective 16-bit index registers that are used for indirect addressing of the data memory. These registers are configured as an 8-bit register pair (high-order 8 bits: XH/YH, low-order 8 bits: XL/YL) and data transfer/operations can be done in an 8-bit unit or a 16-bit unit.

#### • PC (program counter)

The PC is a 16-bit counter to address a program memory and indicates the following address to be executed.

### • SP1 and SP2 (stack pointers)

The SP1 and SP2 are respective 8-bit registers that indicate a stack address in the data memory. 8 bits of the SP1 correspond to the DA02 to DA09 bits of the address bus for 16-bit data accessing (address stacking) and it is used to operate the stack in a 4-word (16-bit) unit. 8 bits of the SP2 correspond to the low-order 8 bits (DA01 to DA07) of the address bus for 4-bit data accessing and it is used to operate stack in 1-word (4-bit) unit.

See Section 2.3.3, "Stack and stack pointer" for details of the stack operation.

#### • EXT register

The EXT register is an 8-bit data register that is used when an address or data is extended into 16 bits. See Section 2.1.5, "EXT register and data extension", for details.

#### • F register

The F register includes 4 bits of flags; Z and C flags that are changed by operation results, I flag that is used to enable/disable interrupts, and E flag that indicates extended addressing mode.

#### • Queue register

The queue register is used as a queue buffer for data when the SP1 processes 16-bit stack operations. This register is provided in order to process 16-bit data pop operations from the SP1 stack at high-speed. The queue register is accessed by the hardware, so it is not necessary to be aware of the register operation when programming.

## 2.1.3 Flags

The S1C63000 contains a 4-bit flag register (F register) that indicates such things as the operation result status within the CPU.




Fig. 2.1.3.1 F (flag) register

#### • Z (zero) flag

The Z flag is set to "1" when the execution result of an arithmetic instruction or a shift/rotate instruction has become "0" and is reset to "0" when the result is other than "0".

#### Arithmetic instructions that change the Z flag: ADD, ADC, SUB, SBC, CMP, INC, DEC, AND, OR, XOR, BIT, CLR, SET, TST

#### **CHAPTER 2: ARCHITECTURE**

#### Shift/Rotate instructions that change the Z flag:

SLL, SRL, RL, RR

The Z flag is used for condition judgments when executing the conditional jump ("JRZ sign8" and "JRNZ sign8") instructions, thus it is possible to branch processing to a routine according to the operation result.

#### • C (carry) flag

The C flag is set to "1" when a carry (carry from the most significant bit) or a borrow (the most significant bit borrows) has been generated by the execution of an arithmetic instruction and a shift/rotate instruction, otherwise the flag is set to "0".

#### Arithmetic instructions that change the C flag:

ADD, ADC, SUB, SBC, CMP, INC, DEC

(It is different from the Z flag, the logic operation instructions except for the instruction that operates the F register does not change the C flag. In addition, the ADD instructions for the X and Y register operations and the INC and DEC instructions for the stack pointer operation does not change the C flag.)

#### Shift/Rotate instructions that change the C flag:

SLL, SRL, RL, RR

The C flag is used for condition judgments when executing the conditional jump ("JRC sign8" and "JRNC sign8") instructions, thus it is possible to branch processing to a routine according to the operation result.

#### I flag

The I flag permits and forbids the hardware interrupts except for the NMI. By setting the I flag to "1", the CPU enters in the EI (enable interrupts) status and the hardware interrupts are enabled. When the I flag is set to "0", the CPU is in the DI (disable interrupts) and the interrupts except for NMI are disabled. Furthermore, when a hardware interrupt (including the NMI) is generated, the I flag is reset to "0" and interrupts after that point are disabled. The multiple interrupts can be accepted by setting the I flag to "1" in the interrupt processing routine.

The NMI (non-maskable interrupt) is accepted regardless of the I flag setting.

The software interrupts are accepted regardless of the I flag and do not reset the I flag.

The I flag is set to "0" (DI status) at an initial reset, therefore it is necessary to set "1" before using interrupts by software.

See Section 3.5, "Interrupts" for details.

#### • E (extension mode) flag

The E flag indicates whether an extended addressing that uses the EXT (extension) register is valid or invalid. When data is loaded into the EXT register, this flag is set to "1" and the data of the instruction immediately after that (extended addressable instructions only) is extended with the EXT register. Then the instruction is executed and the E flag is reset to "0".

See Section 2.1.5, "EXT register and data extension" for details.

#### Flag operations

As described above, the flags are automatically set/reset by the hardware. However, it is necessary to set by software, especially the I flag. The following instructions are provided in order to operate the F flag.

LD	%A,%F	Reads all the flag data	XOR %F,imm4	Inverts flag(s)
LD	%F,%A	Writes all the flag data	PUSH %F	Evacuates the F register
LD	%F,imm4	Writes all the flag data	POP %F	Returns the F register
AND	%F,imm4	Resets flag(s)	RETI	Returns the F register*
OR	%F,imm4	Sets flag(s)		_

\* The RETI instruction is used to return from interrupt processing routines (including software interrupts), and returns the F register data that was evacuated when the interrupt was generated.

### 2.1.4 Arithmetic operations with numbering system

In the S1C63000, some instructions support a numbering system. These instructions are indicated with the following notations in the instruction list.

ADC operand,n4 SBC operand, n4 INC operand, n4 DEC operand, n4

(See "Instruction List" or "Detailed Explanation of Instructions" for the contents of the operand.)

"n4" is a radix, and can be specified from 1 to 16. The additions/subtractions are done in the numbering system with n4 as the radix. Various counters (such as binary, octal, decimal and hexadecimal) can be realized easily by software.

The Z flag indicates that an operation result is "0" or not in arithmetics with any numbering system. The C flag indicates a carry/borrow according to the radix.

The following shows examples of these operation.

Р	ie i) obtai addition ADC iib, iA, o (o hag is o before operation)									
	Setting	g value	Result	F register						
	B register A register		B register	E	Ι	С	Z			
	0010B(2)	0111B(7)	0001B(1)	0	-	1	0			
	0101B(5)	0011B(3)	0000B(0)	0	-	1	1			

Example 1) Octal addition ADC %B. %A. 8 (C flag is "0" before operation)

#### Example 2) Decimal subtractio SBC %B, %A, 10 (C flag is "0" before operation)

Setting	g value	Result	F register			
B register A register		B register	Е	Ι	С	Z
1001B(9)	0111B(7)	0010B(2)	0	-	0	0
0001B(1)	0010B(2)	1001B(9)	0	-	1	0

#### Example 3) 3-digit BCD down counter

	LDB LD	%EXT,0 %XL,0x10	;	Counter base address [0010H]
	LDB	[%X]+,0	;	Initial value setting [100]
		[%X]+,0		
	LDB	[%X]+,1		
	:			
	:			
CTDO	wN:		;	Count down subroutine
	LDB	%EXT,0	;	Counter base address [0010H]
	LD	%XL,0x10		
		[%X]+,10		Decrements digit 1
		[%X]+,0,10		Decrements carry from digit 2
		[%X],0,10 CTDISP		Decrements carry from digit 3
		%A,0		Count number display routine Zero check
		%A,0 %A,[%X]	'	Zero check
		%X,-1		
		%A,[%X]		
	ADD	%X,−1		
	JRNZ	CTEXIT	;	Return if counter is not zero
	CALR	CTOVER	;	Count over processing routine
CTEX	IT:			
	RET			

This routine constructs a 3-digit BCD counter using the decimal operation instructions underlined. Calling the CTDOWN subroutine decrements the counter, and then returns to the main routine. If the counter has to be zero, the CTOVER subroutine is called before returning to the main routine to process the end of counting.

#### **CHAPTER 2: ARCHITECTURE**

#### • Notes in numbering operations

When performing a numbering operation, set operands in correct notation according to the radix before operation.

For example, if a decimal operation is done for hexadecimal values (AH to FH), the correct operation result is not obtained as shown in the following example.

	Setting	g value	Result	F register				
	B register	A register	B register	Е	Ι	С	Z	
1	1001B(9)	1001B(9)	1000B(8)	0	-	1	0	0
2	0101B(AH)	1001B(9)	1001B(9)	0	-	1	0	$\triangle$
3	1010B(AH)	1010B(AH)	1010B(AH)	0	-	1	0	×
4	1010B(AH)	1111B(FH)	1111B(FH)	0	-	1	0	×

Example: ADC %B, %A, 10

Example 1 operates correctly because a decimal value is loaded in the B and A registers. Examples 3 and 4 do not operate correctly.

Example 2 operates correctly even though it is a wrong setting.

#### 2.1.5 EXT register and data extension

The S1C63000 has a linear 64K-word addressable space, therefore it is required to handle 16-bit address data. The EXT register and the F flag that extend 8-bit data into 16-bit data permit 16-bit data processing. The EXT register is an 8-bit register for storing extension data. The E flag indicates that the EXT register data is valid (extended addressing mode), and is set to "1" by writing data to the EXT register. The E flag is reset at 1 cycle after setting (during executing the next instruction), therefore an EXT register data is valid only for the executable instruction immediately after writing. However, that executable instruction must be a specific instruction which permits the extended addressing to extend the data using the EXT register. These instructions are specified in "Instruction List" and "Detailed Explanation of Instructions". Make sure of the instructions when programming.

Note: Do not use instructions (see Instruction List) which are invalid for the extended addressing when the E flag is set to "1". (Do not use them following instructions that write data to the EXT register or that set the E flag.) Normal operations cannot be guaranteed if such instructions are used.

#### (1) Operation for EXT register and E flag (flag register)

The following explains the operation for the EXT register and the E flag (flag register).

• Data setting to the EXT register

The following two instructions are provided to set data in the EXT register.

LDB	%EXT,imm8	Loads an 8-bit immediate data to the EXT register
LDB	%EXT,%BA	Loads the content of the BA register to the EXT register

By executing the instruction, the EXT flag is set to "1" and it indicates that the content of the EXT register is valid (the content of the EXT register will be used for data extension in the following instructions).

Furthermore, the content of the EXT register can be read using the instruction below.

LDB %BA, %EXT Loads the content of the EXT register to the BA register

• Setting/resetting the E flag

As mentioned above, the E flag is set to "1" by data setting to the EXT register and reset to "0" while executing the next instruction.

In addition, the E flag can be set/reset using the following instructions that operate the flags.

LD	%F,%A	Writes all the flag data
LD	%F,imm4	Writes all the flag data
AND	%F,imm4	Resets flag(s)
OR	%F,imm4	Sets flag(s)
XOR	%F,imm4	Inverts flag(s)

The EXT register maintains the data set previously until new data is written or an initial reset. In other words, the content of the EXT register becomes valid by only setting the E flag using an above instruction without the register writing and is used for an extended addressing. However, the EXT register is undefined at an initial reset, therefore, do not directly set the E flag except when the content of the EXT register has been set for certain.

The following shows the other instructions related to flag data transfer.

LD	%A,%F	Reads all the flag data
PUSH	%F	Evacuates the F register
POP	%F	Returns the F register
RETI		Returns the F register *

\* The RETI instruction is used to return from interrupt processing routines (including software interrupts), and returns the F register data that was evacuated when the interrupt was generated. If an interrupt (including NMI) is generated while fetching an instruction, such as a "LDB %EXT, ••" instruction or an instruction which writes data to the flag register (the E flag may be set), the interrupt is accepted after fetching (and executing) the next instruction. In normal processing, data extension processing is not performed after returning from the interrupt service routine because the interrupt processing including the F register evacuation is performed after the data extension has finished (E flag is reset). However, if the stack data in the memory is directly changed in the interrupt service routine, the F register in which the E flag is set may return. In this case, the instruction immediately after returning by the RETI instruction is executed in the extended addressing mode by the E flag set to "1". Pay attention to the F register setting except when consciously describing such a processing. It is necessary to pay the same attention when returning the F register using the "POP %F" instruction.

#### (2) Extension with E flag

The following explains the instructions that can be executed when the E flag is set to "1" and its operation.

#### • Modifying the indirect addressing with the X and Y registers (for 4-bit data access)

The indirect addressing instructions, which contain [%X] or [%Y] as an operand and accesses 4-bit data using the X or Y register, functions as an absolute addressing that uses the EXT register data together with the E flag (= "1").

When an 8-bit immediate data (imm8) is written to the EXT register and the E flag is set immediately before these instructions, the instruction is modified executing as [%X] = [0000H + imm8] or [%Y] = [FF00H + imm8]. Therefore, the addressable space with this function is data memory address from 0000H to 00FFH when [%X] is used, and from FF00H to FFFFH when [%Y] is used. Generally, data that are often used are allocated to the data memory from 0000H to 00FFH and the area from FF00H to FFFFH is assigned to the I/O memory area (for peripheral circuit control), so these areas are frequently accessed. To access these areas by a normal indirect addressing (if the E flag has not been set) using the X or Y register, two or three steps of instructions are necessary for setting an address data. In other words, using this function promotes efficiency of the entire program. See Section 2.3, "Data Memory" for details of the data memory.

#### Examples:

LDB LD	%EXT,0x37 %A,[%X]	Works as "LD %A, [0x0037]"
	%EXT,0x9C [%Y],5	Works as "ADD [0xFF9C], 5"

- Note: This function can be used by only the specific instructions which permits the extended addressing (see "Instruction List"). Be aware that the operation cannot be guaranteed if the instructions indicated below are used.
  - 1. Instructions which have a source and /or a destination operand with the post-increment function, [%X]+ and [%Y]+.
  - 2. Instructions which have [%X] and/or [%Y] in both the source and destination operands.
  - 3. The RETD instruction and the LDB instructions which transfers 8-bit data.

#### **CHAPTER 2: ARCHITECTURE**

• 16-bit data transfer/arithmetic for the index registers X and Y

The following six instructions, which handle the X or Y register and have an 8-bit immediate data as the operand, permit the extended addressing.

LDB	%XL,imm8	LDB	%YL,imm8
ADD	%X,sign8	ADD	%Y,sign8
CMP	%X,imm8	CMP	%Y,imm8

When data is written to the EXT register and the E flag is set immediately before these instructions, the data is processed after extending into 16-bit; imm8 (sign8) is used as the low-order 8 bits and the content of the EXT register is used as the high-order 8 bits.

Examples:

LDB LDB	%EXT,0x15 %XL,0x7D	Works as "LD %X,0x157D"
LDB ADD	%EXT,0xB8 %X,0x4F	Works as "ADD %X, 0xB84F"
LDB CMP	%EXT,0xE6 %X,0xA2	Works as "CMP %X, 0x19A2" * 19H = FFH - [EXT] (E6H)

Above examples use the X register, but work the same even when the Y register is used.

- Note: The CMP instruction performs a subtraction with a complement, therefore it is necessary to set the complement (1's complement) of the high-order 8-bit data in the EXT register. EXT register ← [FFH - High-order 8-bit data]
- Extending branch addresses

The following PC relative branch instructions, which have a signed 8-bit relative address as the operand, permit extended addressing.

JR	sign8	JRC	sign8	JRNC	sign8	JRZ	sign8	JRNZ	sign8
CALR	sign8								

When data is written to the EXT register and the E flag is set immediately before these instructions, the relative address is processed after extending into signed 16-bit; sign8 is used as the low-order 8 bits and the content of the EXT register is as the high-order 8 bits.

#### Examples:

LDB JR	%EXT,0x64 0x29	Works as "JR 0x6429"
LDB JR	%EXT,0x00 127	Works as "JR 127"
LDB JR	%EXT,0xFF -128	Works as "JR -128"
LDB JR*	%EXT,0x3A 0x88	Works as "JR* 0x3A88" (* = C, NC, Z, or NZ)
LDB CALR	%EXT,0xF8 0x62	Works as "CALR 0xF862"

See Section 2.2.3, "Branch instructions" for the branch instructions.

## 2.2 Program Memory

## 2.2.1 Configuration of program memory

The S1C63000 can access a maximum 64K-word ( $\times$  13 bits) program memory space. In the individual model of the S1C63 Family, the ROM of which size is decided depending on the model is connected to this space to write a program and static data.

Figure 2.2.1.1 shows the program memory map of the S1C63000.




Fig. 2.2.1.1 S1C63000 program memory map

The S1C63000 can access 64K-word space linearly without any page management used in current 4-bit microcomputers.

As shown in Figure 2.2.1.1, the program start address after an initial reset is fixed at 0110H independent of the S1C63 Family models. Programming should be done so that the execution program starts from that address.

The address 0100H to 010FH is the hardware interrupt vector's area in which up to 16 interrupt vectors can be assigned. Address 0100H is for the exclusive use of NMI (non-maskable interrupt). The number of interrupt vectors is dependent on the interrupt function of the S1C63 Family models. Branch instructions to the interrupt service routines should be written in this area. See Section 3.5, "Interrupts" for details of the interrupts.

The address 0111H to 013FH is the software interrupt vector's area. Up to 63 software interrupts can be set up together with the hardware interrupt vector area. Set branch instructions to the interrupt service routines in this area similarly to the hardware interrupts.

Addresses from 0000H to 00FFH and from 0140H to FFFFH are program area. A call instruction (CALZ) that is for the exclusive use of the area from 0000H to 00FFH is provided so that the area is useful to store common subroutines that are called from relocatable modules.

## 2.2.2 PC (program counter)

The PC (program counter) is a 16-bit counter that keeps the program address to be executed next. The PC is incremented by executing every instruction step to execute a program sequentially. When a branch instruction is executed or an interrupt is generated, the content of the PC is modified to branch the process flow.

The PC covers the entire program memory space alone, therefore processing such as page management are unnecessary.

At initial reset, the PC is initialized to 0110H and the program starts executing from that address.

## 2.2.3 Branch instructions

Various branch instructions are provided for program repeat and subroutine calls that change a sequential program flow controlled with the PC. The branch instruction modifies the PC to branch the program to an optional address. The types of the branch instructions are classified as follows, according to their operation differences.

Туре	Condition	Instruction
PC relative jump	Unconditional	JR
PC relative jump	Conditional	JRC, JRNC, JRZ, JRNZ
Indirect jump	Unconditional	JP
Absolute call	Unconditional	CALZ
PC relative call	Unconditional	CALR
Return	Unconditional	RET, RETS, RETD, RETI
Software interrupt	Unconditional	INT

Table 2.2.3.1 Types of branch instructions

## • PC relative jump instructions (JR)

The PC relative jump instruction adds the relative address specified in the operand to the PC that has indicated the next address, and branches to that address. It permits relocatable programming. The relative address to be specified in the operand is a displacement from the PC value (address of the next instruction) when the branch instruction is executed to the branch destination address. When programming using the S1C63 Family assembler, it is not necessary to calculate displacements because a branch destination address can be defined as a label and it can be used as an operand. However, the range of branch destination addresses is different depending on the number of data bits that are handled as relative addresses.

The following explains the PC relative jump instructions and the relative addresses.

(1) Instructions with a signed 8-bit immediate data sign8 that specifies a relative address Unconditional jump JR sign8

Conditional jump JRC sign8 JRNC sign8 JRZ sign8 JRNZ sign8

These instructions branch the program sequence with the sign8 specified in the operand as a signed 8-bit relative address. The range that can be branched is from the next instruction address - 128 to +127. A value within the range from -128 to +127 should be used if specifying a value for jumping in the assembler. Generally branch destination labels such as "JR LABEL" are used, and they are expanded into the actual address by the assembler.

These instructions permit the extended addressing with the E flag, and the 8-bit relative address can be extended into 16 bits (the contents of the EXT register become the high-order 8 bits). In this case, the range that can be branched is from the next instruction address -32768 to +32767. Consequently, in the extended addressing mode these instructions can branch the entire 64K program memory.

Examples:

JR	-100	Jumps to the instruction 99 steps before
LDB	%EXT,100	$(100 \times 256) = 25600$
JR	100	Jumps to the instruction 25701 steps after

The unconditional jump instruction "JR sign8" jumps to the branch destination unconditionally when it is executed.

The conditional jump instructions jump according to the status of C flag or the Z flag.

JRC sign8	Jumps if the C flag is "1", or executes the next instruction if the C flag is "0"
JRNC sign8	Jumps if the C flag is "0", or executes the next instruction if the C flag is "1"
JRZ sign8	Jumps if the Z flag is "1", or executes the next instruction if the Z flag is "0"
JRNZ sign8	Jumps if the Z flag is "0", or executes the next instruction if the Z flag is "1" $$

(2) Instruction with a 4-bit A register data that specifies a relative address

JR %A

This instruction branches the program sequence with the content of the A register as an unsigned 4-bit relative address. The range that can be branched is from the next instruction address +0 to +15 (absolute value in the A register). This instruction is useful when operation results are used as the 4-bit relative addresses.

Example: LD %A,4 JR %A ...Jumps to the instruction 5 steps after

(3) Instruction with an 8-bit BA register data that specifies a relative address

JR %BA

This instruction branches the program sequence with the content of the BA register as an unsigned 8-bit relative address ( the B register data becomes the high-order 4 bits). The range that can be branched is from the next instruction address +0 to +255 (absolute value in the BA register). This instruction is useful when operation results are used as the 8-bit relative addresses.

Example: LDB %BA, 29 JR %BA ...Jumps to the instruction 30 steps after

(4) Instruction with a data memory address within 0000H to 003FH in which the content specifies a 4-bit relative address

JR [addr6]

This instruction branches the program sequence with the content of the data memory specified by the [addr6] as an unsigned 4-bit relative address. The operand [addr6] can specify a data memory address within 0000H to 003FH. The range that can be branched is from the next instruction address +0 to +15 (absolute value in the specified data memory). For the data memory area that is specified with [addr6], bit operation instructions (CLR, SET, TST) are provided so that various flags can be set simply. This jump instruction can be used as a conditional jump according to these flags.

Example: When the content of the address 0010H is 4 (0100B).SET[0x0010],0...Sets the bit 0 in the address 0010H to "1" ([0010H] = 5)JR[0x0010]...Jumps to the instruction 6 steps after

#### Indirect jump instruction (JP)

The indirect jump instruction "JP %Y" loads the content of the Y register into the PC to branch to that address unconditionally. This instruction can branch entire 64K program memory because the 16-bit data in the Y register becomes a branch destination address as it is.

Example:

LDB	%EXT,0x24	
LDB	%YL,0x00	Y = 2400H
JP	%Y	Jumps to the address 2400H

Figure 2.2.3.1 shows the operation of the jump instructions and the branch range.




Fig. 2.2.3.1 Operation of jump instructions

## Absolute call instruction (CALZ)

The absolute call instruction "CALZ imm8" calls a subroutine within addresses 0000H to 00FFH. A subroutine start address (absolute address) should be specified to imm8. When the call instruction is executed, the PC value (address of the next instruction) is saved into the stack for return, then it branches to the specified address.

Generally common subroutines that are called from two or more modules are placed in this area when the program is developed as multiple modules.

Example:

CALZ 0x50 ...Calls the subroutine located at the address 0050H

See Section 2.3.3, "Stack and stack pointer" for stack.

## PC relative call instructions (CALR)

The PC relative call instruction adds the relative address specified in the operand to the PC that has indicated the next address, and calls a subroutine started from that address. It permits relocatable programming.

The relative address to be specified in the operand is same as the PC related jump instruction. The PC value (address of the next instruction) is saved into the stack before branching.

(1) Instructions with a signed 8-bit immediate data sign8 that specifies a relative address

CALR sign8

This instruction branches the program sequence with the sign8 specified in the operand as a signed 8-bit relative address. The range that can be branched is from the next instruction address - 128 to +127. A value within the range from -128 to +127 should be used if specifying a value for calling in the assembler. Generally branch destination labels such as "CALR LABEL" are used, and they are expanded into the actual address by the assembler.

This instruction permits the extended addressing with the E flag, and the 8-bit relative address can be extended into 16 bits (the contents of the EXT register becomes the high-order 8 bits). In this case, the range that can be branched is from the next instruction address -32768 to +32767. Consequently, in the extended addressing mode this instruction can call subroutines over a 64K program memory.

Examples:				
CALR	-50	Calls the subroutine 49 steps before		
LDB	%EXT,50	$(50 \times 256) = 17800$		
CALR	50	Calls the subroutine 17851 steps after		

(2) Instruction with a data memory address within 0000H to 003FH in which the content specifies a 4-bit relative address

CALR [addr6]

This instruction branches the program sequence with the content of the data memory specified by the [addr6] as an unsigned 4-bit relative address. The operand [addr6] can specify a data memory address within 0000H to 003FH. The range that can be branched is from the next instruction address +0 to +15. Same with the "JR [addr6]", this call instruction can be used as a conditional call according to the flags that are set in the memory specified with [addr6].

Example: When the content of the address 0010H is 4 (0100B).

SET [0x0010], 0 ...Sets the bit 0 in the address 0010H to "1" ([0010H] = 5) CALR [0x0010] ...Calls the subroutine 6 steps after

Figure 2.2.3.2 shows the operation of the call instructions and the branch range.




Fig. 2.2.3.2 Operation of call instructions

#### • Return instructions (RET, RETS, RETD, RETI)

A return instruction is used to return from a subroutine called by the call instruction to the routine that called the subroutine. Return operation is done by loading the PC value (address next to the call instruction) that was stored in the stack when the subroutine was called into the PC.

The RET instruction operates only to return the PC value in the stack, and the processing is continued from the address next to the call instruction.

The RETS instruction returns the PC value then adds "1" to the PC. It skips executing an instruction next to the call instruction.

Figure 2.2.3.3 shows return operations from a subroutine.




Fig. 2.2.3.3 Return from subroutine

The RETD instruction performs the same operation as the RET instruction, then stores the 8-bit data specified in the operand into the memory specified with the X register. This function is useful to create data tables that will be explained in the next section.

The RETI instruction is for the exclusive use of hardware and software interrupt service routines. When an interrupt is generated, the content of the F register is saved into the stack with the current PC value. The RETI instruction returns them.

#### Software interrupt instruction (INT)

The software interrupt instruction "INT imm6" specifies a vector address within the addresses from 0111H to 013FH to execute its interrupt service routine. It can also call a hardware interrupt service routine because it can specify an address from 0100H. It performs the same operation with the call instruction, but the F register is also saved into the stack before branching. Consequently, the RETI instruction must be used for returning from interrupt service routines. See Section 3.5, "Interrupts" for details of the interrupt.

## 2.2.4 Table look-up instruction

The RETD instruction, one of the return instructions, has an 8-bit data in the operand, and stores the data in the memory specified with the X register (the low-order 8 bits are stored in [X] and the high-order 8 bits are stored in [X+1]) immediately after returning.

By using the RETD instruction combined with the "JR %BA" or "JR %A" instructions, an 8-bit data table for an LCD segment data conversion or similar can simply be constructed in the code ROM.

Example: The following is an example of a table for converting a BCD data (0 to 9) in the A register into an ASCII code (30H to 39H). The conversion result is stored in the addresses 0040H (low-order 4 bits) and 0041H (high-order 4 bits).

```
LD %A,3 ;Sets data to be converted
CALR TOASCII ;Calls converting routine
LDB %BA,[%X]+ ;Loads result from memory to BA register
:
```

```
TOASCII:
                      ;BCD to ASCII conversion
     LDB %EXT,0x00 ;Sets address 0040H
     LDB
           %XL,0x40
     JR
           %А
                      ;"0"
     RETD 0x30
     RETD 0x31
                      ;"1"
     RETD 0x32
                      ;"2"
     RETD 0x33
                      ;"3"
     RETD 0x34
                      ; " 4 "
     RETD 0x35
                      ;"5"
     RETD 0x36
                      ; "6"
                      ;"7"
     RETD 0x37
     RETD 0x38
                      ; "8"
     RETD 0x39
                      ;"9"
```

As shown in the example, operation results in the A or BA register can simply be converted into other formats.

## 2.3 Data Memory

## 2.3.1 Configuration of data memory

In addition to the program memory space, the S1C63000 can also access 64K-word ( $\times$  4 bits) data memory. In the individual model of the S1C63 Family, RAM of which size is decided depending on the model and I/O memory are connected to this space.

Figure 2.3.1.1 shows the data memory map of the S1C63000.




Fig. 2.3.1.1 S1C63000 data memory map

The S1C63000 can access 64K-word space linearly without any of the page management commonly used in current 4-bit microcomputers.

The S1C63000 has a built-in 16-bit data bus for the address stack (SP1), and a RAM that permits 16-bit data accessing can be connected to the addresses 0000H to 03FFH. The 16-bit accessible area is different depending on the individual models. That area permits normal 4-bit accessing. Switching between 4-bit accessing and 16-bit accessing is done according to the instruction by the hardware. A normal 4-bit data stack (SP2) is assigned within the addresses 0000H to 00FFH.

The addresses FF00H to FFFFH are used for an I/O memory area to control the peripheral circuits.

## 2.3.2 Addressing for data memory

For addressing to access the data memory, the index registers X and Y, and stack pointers SP1 and SP2 are used. (The next section will explain the stack pointers.)

Index registers X and Y are both 16-bit registers and cover the entire 64K data memory space. The data memory is accessed by setting an address in the register.

Example:

LDB	%EXT,0x00	
LDB	%XL,0x10	Sets 0010H in the X register
LD	A,[%X]	Loads the content of the memory address 0010H into the A register

The indirect addressing with the X or Y register permits use of the post-increment function and processing for continuous addresses can be done efficiently. This function can be used in the instruction with [%X]+ or [%Y]+ as an operand. [%X]+ indicates that the content of the X register is incremented after end of transfer or operation, therefore the next address can be accessed without the X register re-setting. It is the same in case of the Y register.

Example: To copy the 3-word data from the address specified with the X register to the area specified

```
with the Y register
LD [%Y]+,[%X]+
LD [%Y]+,[%X]+
LD [%Y],[%X]
```

In addition, the S1C63000 has also provided instructions in order to efficiently access only the area which is accessed frequently such as the I/O memory and lower addresses.

One of that is the addressing using the EXT register explained in Section 2.1.5.

### Accessing for addresses 0000H to 00FFH

For absolute addressing in this area, the EXT register and an indirect instruction with the X register ([%X]) are used. To access this area, first write an 8-bit low-order address (00H to FFH) in the EXT register, then execute an indirect addressing instruction with an operand [%X] (only the instruction that permits the extended addressing). In this case, the content of the X register does not affect the address to be accessed. Also the content of the X register is not changed.

Example:

```
LDB %EXT,0x37
LD %A,[%X] ...Works as "LD %A,[0x0037]"
```

#### Accessing for addresses FF00H to FFFFH (I/O memory area)

For absolute addressing in this area, the EXT register and an indirect instruction with the Y register ([%Y]) are used. To access this area, first write an 8-bit low-order address (00H to FFH) in the EXT register, then execute an indirect addressing instruction with an operand [%Y] (only the instruction that permits the extended addressing). In this case, the content of the Y register does not affect the address to be accessed. Also the content of the Y register is not changed.

Example: LDB %EXT,0x9C ADD [%Y],5 ....Works as "ADD [0xFF9C],5"

Note: The extended addressing function using the EXT register is effective only for the instruction following immediately after writing data to the EXT register or setting the E flag to "1". For that instruction, do not use instructions other than the instructions that permit the extended addressing. Operation cannot be guaranteed if used.

In addition to the above functions, some 6-bit addressing instructions are provided to directly access that area. These instructions have a [addr6] as the operand and can alone directly access the area 0000H to 003FH or FFC0H to FFFFH.

#### Accessing for addresses 0000H to 003FH

Data in this area is used for a relative address by the "JR [addr6]" and "CALR [addr6]" explained in Section 2.2.3. This area is suitable for setting up various flags and counters since the bit operation instructions (CLR, SET, TST) and increment/decrement instructions (INC, DEC) are provided for accessing this area.

#### Accessing for addresses FFC0H to FFFFH (I/O memory area)

The bit operation instructions (CLR, SET, TST) are provided for accessing this area. Therefore, control bits in the I/O memory can be operated simply.

```
Examples:
```

```
CLR [0xFFC0],0 ...Clears the D0 bit in the I/O memory address FFC0H to "0"
SET [0xFFD2],3 ...Sets the D3 bit in the I/O memory address FFD2H to "1"
```


### 2.3.3 Stack and stack pointer

The stack is a memory that is accessed in the LIFO (Last In, First Out) format and is allocated to the RAM area of the address 0000H to 03FFH. The stack area can be set from an optional address (toward the lower address) using the stack pointer.

The S1C63000 contains two stack pointers SP1 and SP2.

#### (1) Stack pointer SP1

The SP1 is used for the address data stack, and permits 16-bit data accessing.



As shown in the figure, the D0, D1 and D10–D15 within the 16 bits are fixed at "0". 8 bits of the D2–D9 can be set by software. Furthermore, the hardware also operates for this 8-bit field. Therefore, addressing by the SP1 is done in 4-word units, and a 16-bit address data can be transferred in one accessing. Since the SP1 performs 16-bit data accessing, this stack area is limited to the 16-bit accessible RAM area even though it is within the addresses 0000H to 03FFH.

This stack is used to evacuate return addresses when the call instructions are executed or the interrupts are generated. It is also used when the 16-bit data in the X or Y register is evacuated using the PUSH instruction. The return address data is written into the stack as shown in Figure 2.3.3.2. The SP1 is decremented after the data is evacuated and is incremented when a return instruction is executed or after returning data by executing the POP instruction.




Fig. 2.3.3.2 Address stack operation

#### **CHAPTER 2: ARCHITECTURE**

The SP1 increment/decrement affects only the 8-bit field shown in Figure 2.3.3.1, and its operation is performed cyclically. In other words, if the SP1 is decremented by the PUSH instruction or other conditions when the SP1 is 00H (indicating the memory address 0000H), the SP1 becomes FFH (indicating the memory address 03FCH). Similarly, if the SP1 is incremented by the POP instruction or other conditions when the SP1 is FFH (indicating the memory address 03FCH), the SP1 becomes 00H (indicating the memory address 0000H).


• Queue register

The queue register is provided in order to reduce the process time of the 16-bit data transfer by the SP1. The queue register retains 16-bit data in the RAM indicated with the SP1. It is accessed when the following instructions are executed, not by programs directly.

- 1. When the call instruction or the PUSH instruction is executed, and when an interrupt is generated When the CALR or CALZ instruction is executed, a software interrupt by the INT instruction is generated, and a hardware interrupt is generated, the PC value for returning is written in the memory [SP1-1]. When the "PUSH %X" or "PUSH %Y" instruction is executed, the content of the X register or Y register is written in the memory [SP1-1]. At this time, the same data which is written in the memory [SP1-1] is also written to the queue register.
- 2. When the return instruction or the POP instruction is executed When the RET, RETS, RETD, RETI, "POP %X" or "POP %Y" instructions are executed, the data retained in the queue register is returned to the PC, X register or Y register. Since the SP1 is incremented, the content of the queue register is renewed (it generates a bus cycle to load the content of the memory [SP1+1] to the queue register).
- 3. When the "LDB %SP1, %BA", "INC SP1" or "DEC SP1" instructions are executed When these instructions are executed, the content of the queue register is also renewed (it generates a bus cycle to load the content of the memory [SP1] to the queue register).
- Note: As shown above, the memory content that is indicated by the SP1 is written to the queue register according to the SP1 changes. Therefore, the queue register is not renewed even if the memory [SP1] is directly modified when the SP1 is not changed. Be aware that intended return and POP operations cannot be performed if such an operation is done.

#### (2) Stack pointer SP2

The SP2 is used for the normal 4-bit data stack.



In the case of the SP1, the D8–D15 within the 16 bits are fixed at "0". 8 bits of the D0–D7 can be set by software. Furthermore, the hardware also operates for this 8-bit field. The address range that can be used for the data stack is limited to within 0000H to 00FFH. Data evacuation/return is done in 1-word units.

This stack is used to evacuate the F register data when an interrupt is generated. It is also used when the 4-bit register data (A, B, F) is evacuated using the PUSH instruction. The register data is written into the stack as shown in Figure 2.3.3.4.

The SP2 is decremented after the data is evacuated and is incremented when the data is returned.




Fig. 2.3.3.4 4-bit stack operation

The SP2 increment/decrement affects only the 8-bit field shown in Figure 2.3.3.3, and its operation is performed cyclically. In other words, if the SP2 is decremented by the PUSH instruction or other conditions when the SP2 is 00H (indicating the memory address 0000H), the SP2 becomes FFH (indicating the memory address 00FFH). Similarly, if the SP2 is incremented by the POP instruction or other conditions when the SP2 is FFH (indicating the memory address 00FFH), the SP2 becomes 00H (indicating the memory address 00FFH).

#### (3) Notes for using the stack pointer

• The SP1 and SP2 are undefined at an initial reset. Therefore, both the stack pointers must be initialized by software.

For safety, all the interrupts including NMI are masked until both the SP1 and SP2 are set by software. Furthermore, if either the SP1 or SP2 is re-set, all the interrupts are masked again until the other is re-set. Therefore be sure to set the SP1 and SP2 as a pair.

- The increment/decrement for the SP1 and SP2 is operated cyclically from 0000H to 03FFH (SP1) and from 0000H to 00FFH (SP2) regardless of the memory capacity/allocation set up in each model. Control with the program so that the stacks do not cross over the upper/lower limits of the mounted memory.
- The SP1 must be set in the RAM area that permits 16-bit accessing depending on the model. The SP1 address stack cannot be allocated to other than the 16-bit accessible area even if the address is less than 03FFH.
- The area management for the SP1 stack, SP2 stack and data RAM should be done by the user. Pay attention to these areas so that they do not overlap in the same addresses.

## 2.3.4 Memory mapped I/O

The S1C63 Family contains the S1C63000 as the core CPU and various types of peripheral circuits, such as input/output ports. The S1C63000 has adopted a memory mapped I/O system for controlling the peripheral circuits, and the control bits and the registers for exchanging data are arranged in the data memory area.

The I/O memory for controlling the peripheral circuits is assigned to the area from FF00H to FFFFH, and is distinguished from RAM and others. However, the accessing method is the same as RAM, so indirect addressing can be done using the X or Y register. In addition, since the I/O memory is accessed frequently, the exclusive instructions for this area are also provided. (See Section 2.3.2.)

Refer to the manual for the individual model of the S1C63 Family for the I/O memory and the peripheral circuits.

# CHAPTER 3 CPU OPERATION

This section explains the CPU operations and the operation timings.

# 3.1 Timing Generator and Bus Cycle

The S1C63000 has a built-in timing generator. The timing generator of the S1C63000 generates the twophase divided signals PK and PL based on the clock (CLK) input externally (\*) to make states. One state is a 1/2 cycle of the CLK and the one bus cycle that becomes the instruction execution unit is composed of four states.

\* The clock that is input to the S1C63000 is generated by an oscillation circuit provided outside of the CPU. The S1C63 Family models have a built-in oscillation circuit.




Fig. 3.1.1 State and bus cycle

The number of cycles which is stated in the instruction list indicates the number of bus cycles.


# 3.2 Instruction Fetch and Execution

The S1C63000 executes the instructions indicated with the PC (program counter) one by one. That operation for an instruction is divided into two stages; one is a fetch cycle to read an instruction, and another is an execution cycle to execute the instruction that has been read.

All the S1C63000 instructions are composed of one step (word), and are fetched in one bus cycle. An instruction code that is written in the ROM is read out during the fetch cycle and is analyzed by the instruction decoder. The FETCH signal goes to a low level during that time. In addition, the PC is incremented at the end of each fetch.

The analyzed instruction is executed from the next bus cycle. The number of execution cycles is shown in the instruction list and it is one, two or three bus cycles depending on the instruction.

The S1C63000 contains two different buses for the program memory and the data memory. Consequently, a fetch cycle for the next instruction can be executed to overlap with the last execution cycle, and it increases the processing speed. In the one-cycle instructions, the next instruction is fetched at the same time an instruction is executed.



## 3.3.1 Data bus status

The S1C63000 output the data bus status in each bus cycle externally on the DBS0 and DBS1 signals as a 2-bit status. The peripheral circuits perform the direction control of the bus driver and other controls with these signals. The data bus statuses indicated by the DBS0 and DBS1 are as shown in Table 3.3.1.1.

Table 5.5.1.1 Data bus status			
DBS1	DBS0 State		
0	0	High impedance	
0	1	Interrupt vector read	
1	0	Memory write	
1	1	Memory read	

Table 3.3.1.1 Data bus status

## 3.3.2 High-impedance control

The data bus goes to a high-impedance during an execution cycle (\*) that accesses only the internal registers in the CPU. During the bus cycle period, both the read signal  $\overline{\text{RD}}$  and write signal  $\overline{\text{WR}}$  are fixed at a high level and a dummy address is output on the address bus.




Fig. 3.3.2.1 Bus cycle during accessing internal register

\* Data is output on the data bus only when the stack pointer SP1 is accessed because a data transfer is performed between the queue register and the data memory. In this case, the data bus status becomes a memory write or a memory read depending on the instruction that accesses the SP1.

## 3.3.3 Interrupt vector read

When an interrupt is generated, the CPU reads the interrupt vector output to the data bus by the peripheral circuit that has generated the interrupt. The interrupt vector read status indicates this bus cycle. The peripheral circuit outputs the interrupt vector to the data bus during this status, and the CPU reads the data between the T2 and T3 states. At this time, the CPU outputs the  $\overline{\text{RDIV}}$  signal (for exclusive use of the interrupt vector read) as a read signal, not the  $\overline{\text{RD}}$  signal that is used for normal data memory read. The address bus outputs a dummy address during this bus cycle. See Section 3.5 for the operation when an interrupt is generated.




Fig. 3.3.3.1 Bus cycle during reading interrupt vector

## 3.3.4 Memory write

In an execution cycle that writes data to the data memory, the writing data is output to the data bus between the T2 and T4 states and the write signal  $\overline{WR}$  is output in the T3 state. The address bus outputs the target address during this bus cycle.

The S1C63000 contains a 4-bit data bus (D0–D3) and a 16-bit data bus (M00–M15) for an address stacking. The CPU switches the data bus according to the instruction. The  $\overline{\text{BS16}}$  signal is provided for this switching.





Fig. 3.3.4.1 Bus cycle during memory write

## 3.3.5 Memory read

In an execution cycle that reads data from the data memory, the read signal  $\overline{RD}$  is output between the T2 and T3 states and data is read from the data bus. The address bus outputs the target address during this bus cycle.



The 4-bit/16-bit access is the same as the memory write.

Fig. 3.3.5.1 Bus cycle during memory read

## 3.4 Initial Reset

The S1C63000 has a reset ( $\overline{SR}$ ) terminal in order to start the program after initializing the circuit when the power is turned on or other situations. The following explains the operation at an initial reset and the initial setting of the internal registers.

## 3.4.1 Initial reset sequence

The S1C63000 enters into an initial reset status immediately after setting the  $\overline{SR}$  terminal to a low level, and the internal circuits are initialized. During an initial reset, the data bus goes to a high-impedance and the  $\overline{RD}$  and  $\overline{WR}$  signals go to a high level.

When the  $\overline{SR}$  terminal goes to a high level, the initial reset is released and the program starts executing from address 0110H. The release of an initial reset (the  $\overline{SR}$  terminal goes a high level) is accepted at the rising edge of the CPU operation clock (CLK), and the first bus cycle (fetching the instruction of the address 0110H) starts from 1 clock after.




Fig. 3.4.1.1 Initial reset status and sequence after releasing

After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software.

## 3.4.2 Initial setting of internal registers

An initial reset initializes the internal registers in the CPU as shown in Table 3.4.2.1.

Name	Symbol	Number of bits	Setting value	
Data register A	А	4	Undefined	
Data register B	В	4	Undefined	
Extension register EXT	EXT	8	Undefined	
Index register X	Х	16	Undefined	
Index register Y	Y	16	Undefined	
Program counter	PC	16	0110H	
Stack pointer SP1	SP1	8	Undefined	
Stack pointer SP2	SP2	8	Undefined	
Zero flag	Z	1	Undefined	
Carry flag	С	1	Undefined	
Interrupt flag	Ι	1	0	
Extension flag	Е	1	0	
Queue register	Q	16	Undefined	

Table 3.4.2.1 Initial setting of internal registers

The registers and flags which are not initialized at an initial reset should be initialized in the program if necessary.

Be sure to set both the stack pointers SP1 and SP2. All the interrupts cannot be accepted if they are not set as a pair.

# 3.5 Interrupts

Interrupt is a function to process factors, that generate asynchronously with program execution, such as a key entry and an end of a peripheral circuit operation. When the CPU accepts an interrupt request that is sent by the hardware, the CPU stops executing the current sequence of the program and shifts into the interrupt processing. When all the interrupt processing has finished, the interrupted program is resumed.

The S1C63000 has the hardware interrupt function for the peripheral circuits including an NMI (nonmaskable interrupt) and the hardware interrupt function. The hardware interrupts excluding the NMI can be set to the DI (disable interrupts) status by setting the I (interrupt) flag.

I flag = "1": EI (enable interrupts) status	The CPU accepts interrupt requests from the peripheral
	circuits.
I flag = "0": DI (disable interrupts) status	The CPU does not accept interrupt requests from the periph-
	eral circuits. (excluding NMI and software interrupts)

The I flag is set to "0" at an initial reset. Furthermore, all the interrupts including NMI are masked and cannot be accepted regardless of the I flag setting until both the stack pointers SP1 and SP2 are set in the program after an initial reset.

## 3.5.1 Interrupt vectors

Interrupt vectors are provided to execute a interrupt service routine corresponding to the interrupt generated.

The interrupt vectors are assigned to the following addresses in the ROM.

NMI interrupt vector:	0100H
Hardware interrupt vectors:	0101H to 010FH
Software interrupt vectors:	0111H to 013FH

Each of the addresses listed above corresponds to an interrupt factor individually. A branch (jump) instruction to the interrupt service routine should be written to these addresses.

Up to 15 hardware interrupt vectors are available, however, the number of vectors is different depending on the S1C63 Family models. The addresses, that are not assigned to the hardware interrupt vector within the addresses 0101H to 010FH, can be used as software interrupt vectors. In addition, since the hardware interrupt service routines can be executed using the software interrupt, up to 63 software interrupts can be used (excluding the address 0110H because it is the program start address).

### 3.5.2 Interrupt sequence

#### • Hardware interrupts

Hardware interrupts including NMI are generated by the peripheral circuits. The peripheral circuit that contains the interrupt function outputs an interrupt request to the CPU when the interrupt factor is generated. The  $\overline{\text{NMI}}$  terminal for NMI or  $\overline{\text{IRQ}}$  terminal for other interrupts goes low. Sampling the  $\overline{\text{NMI}}$  signal is done at the falling edge by the CPU. Sampling the  $\overline{\text{IRQ}}$  signal is done at the rising edge of the T3 state in the bus cycle. The CPU executes the following process after accepting an interrupt request.

Bus cycle 0 Sampling the interrupt request.

- Bus cycle 1 The last execution cycle of the instruction under execution becomes a dummy fetch cycle. This cycle turns the interrupt acknowledge signal low (both NACK and IACK for NMI, IACK only for a normal interrupt), which indicates that the interrupt has been accepted.
- Bus cycle 2 Saves the F register into the stack indicated by the SP2, then resets the I flag to "0" to prohibit following interrupts (excluding NMI).
- Bus cycle 3 Sets the data bus status DBS1/DBS0 to "01B". Then, turns the vector read signal RDIV low and reads the interrupt vector (4 bits) output from the peripheral circuit to the data bus.

When NMI is generated, this cycle becomes a dummy cycle because the interrupt vector is fixed at 0100H.

The  $\overline{\text{NACK}}$  and/or  $\overline{\text{IACK}}$  are returned to high at the end of this cycle.

- Bus cycle 4 Fetches the instruction in the interrupt vector (data that is read in Bus cycle 3 becomes the low-order 4 bits of the vector) and saves the content of the PC (address immediately after the instruction that is executed in Bus cycle 0 or branch destination address when it is a branch instruction) to the stack indicated by the SP1.
- Bus cycle 5 Executes the instruction fetched in Bus cycle 4. (If it is 1-cycle instruction, the next instruction is fetched at the same time.)

• Exceptional acceptance of interrupt

For all the interrupts including NMI that are generated during fetching the following instructions are accepted after the next instruction is fetched (it is executed) even in the EI (enable interrupts) status.

1. Instructions that set the E flag

LDB %EXT,imm8 LDB %EXT,%BA

2. Instructions that write data in the F (flag) register


LD	%F,%A	LD	%F,imm4	AND %F,imm4	OR	%F,imm4
XOR	%F,imm4	POP	۶F	RETI		


These instructions set the E flag or may set it. Therefore, if an extended addressing instruction follows them, it is executed previous to the interrupt processing.

Further, these instructions may modify the content of the I flag. If these instructions set the I flag (EI status), the interrupt processing is done after executing the next instruction. If these instructions reset the I flag (DI status), interrupts generated after the instruction fetch cycle are masked. 3. Instructions that set the stack pointer

LDB %SP1,%BA LDB %SP2,%BA

These two instructions are also accepted after fetching the next instruction. However, these instructions must be executed as a pair. When one of them is fetched at first, all the interrupts including NMI are masked (interrupts cannot be accepted). Then, when the other instruction is fetched, that mask is released and interrupts can be accepted after the next instruction is fetched.





#### • Software interrupts

The software interrupts are generated by the INT instruction. Time of the interrupt generation is determined by the software, so the I flag setting does not affect the interrupt. That processing is the same as the subroutine that evacuates the F register into the stack.

This interrupt does not change the interrupt control signals between the CPU and the peripheral circuits, or the I flag either. An address that is specified with the operand of the INT instruction is used as it is as the interrupt vector.




Fig. 3.5.2.5 Software interrupt sequence

## 3.5.3 Notes for interrupt processing

(1) After an initial reset, all the interrupts including NMI are masked and cannot be accepted regardless of the I flag setting until both the stack pointers SP1 and SP2 are set in the program. Be sure to set the SP1 and SP2 in the initialize routine.

Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

- (2) The interrupt processing is the same as a subroutine call that branches to the interrupt vector address. At that time, the F register is evacuated into the stack. Therefore, the interrupt service routine should be made as a subroutine and the RETI instruction that returns the F register must be used for return.
- (3) If an interrupt (including NMI) is generated while fetching an instruction, that sets the E flag or writes data to the F (flag) register, the interrupt is accepted after fetching (and executing) the next instruction. Therefore, the extended addressing with the EXT register is processed before executing the interrupt processing. However, if the stack data in the memory is directly changed in the interrupt service routine, the F register in which the E flag is set may return. In this case, the instruction immediately after returning by the RETI instruction is executed in the extended addressing mode by the E flag that is set to "1". Pay attention to the F register setting except when describing such a processing consciously.

## 3.6 Standby Status

The S1C63000 has a function that stops the CPU operation and it can greatly reduce power consumption. This function should be used to stop the CPU when there is no processing to be executed in the CPU, example while the application program waits an interrupt. This is a standby status where the CPU has been stopped to shift it to low power consumption.

This status is available in two types, a HALT status and a SLEEP status.

### 3.6.1 HALT status

The HALT status is the status in which only the CPU stops and shifting to it can be done using the HALT instruction. The HALT status is released by a hardware interrupt including NMI, and the program sequence returns to the step immediately after the HALT instruction by the RETI instruction in the interrupt service routine. The peripheral circuits including the oscillation circuit and timer operate all through the HALT status. Moreover during HALT status, the contents of the registers in the CPU that have been set before shifting are maintained.

Figure 3.6.1.1 shows the sequence of shifting to the HALT status and restarting.

In the HALT status the Th1 and Th2 states are continuously inserted. During this period, interrupt sampling is done at the falling edge of the Th2 state and the generation of an interrupt factor causes it to shift to the interrupt processing.




Fig. 3.6.1.1 Sequence of shifting to HALT status and restarting

### 3.6.2 SLEEP status

The SLEEP status is the status in which the CPU and the peripheral circuits within the MCU stop operating and shifting it can be done using the SLP instruction.

The SLEEP status is released by a reset or a specific interrupt (it differs depending on the model). When the SLEEP status is released by a reset, the program restarts from the program start address (0110H). When it is released by an interrupt, the program sequence returns to the step immediately after the SLP instruction by the RETI instruction in the interrupt service routine.

Power consumption in the SLEEP status can be greatly reduced in comparison with the HALT status, because such peripheral circuits as the oscillation circuit are also stopped. However, since stabilization time is needed for the oscillation circuit when restarting, it is effective when used for extended standby where instantaneous restarting is not necessary.

#### **CHAPTER 3: CPU OPERATION**

During SLEEP status, as in the HALT status, the contents of the registers in the CPU that have been set before shifting are maintained if rated voltage is supplied.

Figure 3.6.2.1 shows the sequence of shifting to the SLEEP status and restarting.

When an interrupt that releases the SLEEP status is generated, the oscillation circuit begins to oscillate. When the oscillation starts, the CLK input to the CPU is masked by the peripheral circuit and the input to the CPU begins after stabilization waiting time (several 10 msec-several msec) has elapsed. The CPU samples the interrupt at the falling edge of the initially input CLK and starts the interrupt processing.




Fig. 3.6.2.1 Sequence of the shift to SLEEP status and restarting

The S1C63000 offers high machine cycle efficiency and a high speed instruction set. It has 47 basic instructions (412 instructions in all) that are designed as an instruction system permitting relocatable programming.

This chapter explains about the addressing modes for memory management and about the details of each instruction.

## 4.1 Addressing Mode

The S1C63000 has the following 8 types of addressing modes and the address specifications corresponding to the various statuses are done concisely and accurately.

#### • Types of addressing modes

Basic addressing modes (5 types)

- 1) Immediate data addressing
- 2) Register direct addressing
- 3) Register indirect addressing
- 4) 6-bit absolute addressing
- 5) Signed 8-bit PC relative addressing
- Extended addressing modes (3 types)
- 1) 16-bit immediate data addressing
- 2) 8-bit absolute addressing
- 3) Signed 16-bit PC relative addressing

#### 4.1.1 Basic addressing modes

The basic addressing mode is an addressing function independent of the instruction.

#### • Immediate data addressing

The immediate data addressing is the addressing mode in which the immediate data is used for operations and is used as transfer data. Values that are specified in the operand are directly used as data or addresses. In the instruction list, the following symbols are used to write immediate data.

Symbol	Use	Size	Specifiable range
imm2	Specifying a bit No. in 4-bit data	2 bits	0–3
imm4	4-bit general-purpose data	4 bits	0-15
imm6	Specifying a software interrupt vector	6 bits	0–63
imm8	8-bit general-purpose data	8 bits	0–255
sign8	Signed 8-bit general-purpose data	8 bits	-128–127
n4	Specifying a radix	4 bits	1–16

Table 4.1.1.1 Symbol and size of immediate data

#### Examples:

CLR	[addr6],imm2	Clears a bit specified with imm2 within a 4-bit data in an address [addr6]
LD	%A,imm4	Loads a 4-bit data imm4 into the A register
INT	imm6	A software interrupt of which the vector address is specified with imm6
LDB	%BA,imm8	Loads an 8-bit data imm8 into the BA register
CALZ	imm8	Calls a subroutine that starts from an address imm8
		(Address specifiable range is 0000H to 00FFH.)
ADD	%X,sign8	Adds a signed 8-bit data sign8 to the X register
ADC	%B,%A,n4	Adds data in the A register to the B register with a radix n4 specification

#### Register direct addressing

The register direct addressing is the addressing mode when specifying a register for the source and/ or destination. Register names should be written with % in front.

Instructions in which the operand has the following register name operate in this addressing mode.

4-bit r	registers:	%A,%B,%F	
8-bit registers:		%BA,%XH,%XL,%EXT,%SP1,%SP2	
16-bit registers:		%X,%Y	
Exam	ples:		
ADD	%A,%B	Adds the data in the B register	
	0	The sheat of the sheat of the VI and the	

ADD	%A,%B	Adds the data in the B register to the A register
LDB	%BA,%XL	Loads the data in the XL register into the BA register
DEC	%SP1	Decrements the stack pointer SP1
JR	۶A	Jumps using the content of the A register as a relative address
JP	%Y	Jumps to the address indicated with the Y register

#### Register indirect addressing

The register indirect addressing is the addressing mode for accessing the data memory and it indirectly specifies the data memory address with the index register X or Y. To write the instructions, place % in front of the index register name and enclose them with [].

Indirect addressing with the X register:Instructions which have [%X] or [%X]+ as the operandIndirect addressing with the Y register:Instructions which have [%Y] or [%Y]+ as the operand

The content of the X register or Y register regarded as an address, and operations and transfers are performed for the data stored in the address or the address.

"+" in the [%X]+ and [%Y]+ indicates a post-increment function. Instructions that have these operands increment the content of the X register or Y register after executing the transfer or operation. This function is useful to access a continuous addresses in the data memory.

Examples:

SUB	%A,[%X]	Subtracts the content of a memory specified with the X register from the A
		register
LD	[%X]+,[%Y]+	Transfers the content of a memory specified with the Y register to a memory
		specified with the X register. Then increments the contents of the X register
		and Y register

#### • 6-bit absolute addressing

The 6-bit absolute addressing is the addressing mode for accessing within the 6-bit address range from 0000H or FFC0H. Instructions that have [addr6] as the operand operate in this addressing mode. The address range that can be specified with the addr6 is 0000H to 003FH or FFC0H to FFFFH.

#### (1) Instructions that access from 0000H to 003FH

For this area, the following instructions, which are used in this area as counters and flags, are provided. An address within 0000H to 003FH is specified with the addr6.

INC	[addr6]	Increments the content of a memory specified with the addr6
DEC	[addr6]	Decrements the content of a memory specified with the addr6
CLR	[addr6],imm2	Clears a bit specified with the imm2 in a memory specified with the addr6
SET	[addr6],imm2	Sets a bit specified with the imm2 in a memory specified with the addr6
TST	[addr6],imm2	Tests a bit specified with the imm2 in a memory specified with the addr6

In addition, the following branch instructions, which permit a conditional branch according to the contents of this area, are provided.

JR	[addr6]	PC relative jump instruction that uses the content of a memory specified
		with addr6 as a relative address
CALR	[addr6]	PC relative call instruction that uses the content of a memory specified with
		addr6 as a relative address

These instructions perform a PC relative branch using the content (4 bits) of a memory specified with the [addr6] as a relative address. The branch destination address is [the address next to the branch instruction] + [the contents (0 to 15) of the memory specified with the addr6].

(2) Instructions that access from FFC0H to FFFFH

This area is reserved for the I/O memory in the S1C63 Family and the following instructions are provided to operate the control bits of the peripheral circuits.

An address within FFC0H to FFFFH is specified with the addr6. However the addr6 is handled as 0 to 3FH in the machine codes.

CLR [addr6], imm2 ...Clears a bit specified with the imm2 in a memory specified with the addr6 SET [addr6], imm2 ...Sets a bit specified with the imm2 in a memory specified with the addr6 TST [addr6], imm2 ...Tests a bit specified with the imm2 in a memory specified with the addr6

Write only or read only control bits may have been assigned depending on the peripheral circuit. Pay attention when using the above-mentioned instructions for such bits or addresses containing such bits.

#### • Signed 8-bit PC relative addressing

The signed 8-bit PC relative addressing is the addressing mode used for the branch instructions. The signed 8-bit relative address (-128 to 127) that is specified in the operand is added to the address next to the branch instruction to branch to that address.

The following instructions operate in this addressing mode.

Jump instructions:	JR	sign8
	JRC	sign8
	JRNC	sign8
	JRZ	sign8
	JRNZ	sign8
Call instruction:	CALR	sign8

#### 4.1.2 Extended addressing mode

In the S1C63000, when data is written to the EXT register (the E flag is set) and a specific instruction follows, the data specified by that instruction is extended with the EXT register data (see Section 2.1.5). When the E flag is set, instructions are extended in an addressing mode different from the mode that is specified in each instruction. This is the extended addressing mode that will be explained below. However, instructions that can operate in the extended addressing mode are limited to those indicated in the instruction list, so check it when programming.

Further the extended addressing mode is effective only for the instruction following immediately after writing data to the EXT register and setting the E flag to "1" (the E flag is reset to "0" by executing that instruction). When using an instruction in the extended addressing mode, write data to be extended to the EXT register or set the E flag (when the E register has already been set).

#### • 16-bit immediate data addressing

The addressing mode of the following instructions, which have an 8-bit immediate data as the operand, change to the 16-bit immediate data addressing when the E flag is set to "1". Consequently, it is possible to transfer and operate a 16-bit immediate data to the X or Y register.

Instructions that operate in the 16-bit immediate data addressing mode with the E flag

LDB	%XL,imm8	LDB	%Y,imm8
ADD	%X,sign8	ADD	%Y,sign8
CMP	%X,imm8	CMP	%X,imm8

The data is extended into 16 bits in which the E register data is the high-order 8 bits and the immediate data specified with the above instruction is the low-order 8 bit.

Exam	ples:	
LDB	%EXT,0x15	
LDB	%XL,0x7D	Works as "LD %X, 0157D"
LDB	%EXT,0xB8	
ADD	%X,0x4F	Works as "ADD %X, 0xB84F"
LDB	%EXT,OxE6	
CMP	%X,0xA2	Works as "CMP %X, 0x19A2"
		* 19H = FFH - [EXT] (E6H)

Above examples use the X register, but they work the same even when the Y register is used.

Note: The CMP instruction performs a subtraction with a complement, therefore it is necessary to set the complement (1's complement) of the high-order 8-bit data in the EXT register. EXT register ← [FFH - High-order 8-bit data]

#### • 8-bit absolute addressing

The 8-bit absolute addressing is the addressing mode for accessing within the 8-bit address range from 0000H or FF00H. To enter this mode, write the low-order 8 bits (00H to FFH) of the address to the EXT register, then execute an indirect addressing instruction which has [%X] or [%Y] as the source operand or the destination operand. When [%X] is used, the memory from 0000H to 00FFH can be accessed, and when [%Y] is used, FF00H to FFFFH can be accessed.

Instructions that operate in the 8-bit absolute addressing mode with the E flag

Instruction	Operand
LD	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
EX	%r,[%X] %r,[%Y]
ADD	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
ADC	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
	%B,[%X],n4 %B,[%Y],n4 [%X],%B,n4 [%Y],%B,n4
	[%X],0,n4 [%Y],0,n4
SUB	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
SBC	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
	%B,[%X],n4 %B,[%Y],n4 [%X],%B,n4 [%Y],%B,n4
	[%X],0,n4 [%Y],0,n4
INC	[%X],n4 [%Y],n4
DEC	[%X],n4 [%Y],n4
CMP	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
AND	%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4
OR	%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4
XOR	%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4
BIT	<pre>%r,[%X] %r,[%Y] [%X],%r [%Y],%r [%X],imm4 [%Y],imm4</pre>
SLL	[%X] [%Y]
SRL	[%X] [%Y]
RL	[%X] [%Y]
RR	[%X] [%Y]

\* "r" indicates the A or B register. Instructions with an operand other than above or the post-increment function do not have the extended addressing function.

#### Examples:

LDB LD	%EXT,0x37 %A,[%X]	Works as "LD %A, [0x0037]"
	%EXT,0x9C [%Y],5	Works as "ADD [0xFF9C]"

#### • Signed 16-bit PC relative addressing

The addressing mode of the following branch instructions, which have an 8-bit relative address as the operand, change to the signed 16-bit PC relative addressing with the E flag set to "1". Consequently, it is possible to extend the branch range to the next address -32768 to +32767. (In this mode these instructions can branch the entire 64K program memory.)

#### Instructions that operate in the signed 16-bit PC relative addressing mode with the E flag

```
JR
      sign8
                  JRC
                        sign8
                                    JRNC sign8
                                                      JRZ
                                                            sign8
                                                                        JRNZ sign8
CALR sign8
Examples:
LDB
      %EXT,0x64
                           ...Works as "JR 0x6429"
JR
      0x29
LDB
      %EXT,0x3A
JR*
      0x88
                           ...Works as "JR* 0x3A88" (* = C, NC, Z, or NZ)
LDB
      %EXT,0xF8
                           ... Works as "CALR 0xF862"
CALR 0x62
```

## 4.2 Instruction List

## 4.2.1 Function classification

Table 4.2.1.1 lists the function classifications of the instructions.

Function classification	Mnemonic	Operation	Function classification	Mnemonic	Operation
Arithmetic	ADD	Addition	Rotate / shift	RL	Rotate to left with carry
	ADC	Addition with carry		RR	Rotate to right with carry
	SUB	Subtraction		SLL	Logical shift to left
	SBC	Subtraction with carry		SRL	Logical shift to right
	CMP	Comparison	Stack control	PUSH	Push
	INC			POP	Рор
	DEC	Decrement (subtracts 1)	Branch	JR	Relative jump
Logic	AND	Logical product		JP	Indirect jump
	OR	Logical sum		CALZ	Absolute call
	XOR	Exclusive OR		CALR	Rrelative call
	BIT	Bit test		RET	Return
	CLR	Bit clear		RETS	Return and skip
	SET	Bit set		RETD	Return and data set
	TST	Bit test		RETI	Interrupt return
Transfer	LD	Load (4-bit data)		INT	Software interrupt
	LDB	Load (8-bit data)	System control	NOP	No operation
	EX	Exchange (4-bit data)		HALT	Shift to HALT status
				SLP	Shift to SLEEP status

Table 4.2.1.1 Instruction function classifications

### 4.2.2 Symbol meanings

The following indicates the meanings of the symbols used in the instruction list.

#### **Register names**

Α	Data register A (4 bits)
В	Data register B (4 bits)
BA	. BA register pair (8 bits, the B register is the high-order 4 bits)
Χ	. Index register X (16 bits)
XH	XH register (high-order 8 bits of the X register)
XL	XL register (low-order 8 bits of the X register)
Υ	. Index register Y (16 bits)
YH	YH register (high-order 8 bits of the Y register)
YL	YL register (low-order 8 bits of the Y register)
F	Flag register F (4 bits)
ЕХТ	. Extension register EXT (8 bits)
SP1	Stack pointer SP1 (16 bits, however the setting data is 8 bits of D2 to D9)
SP2	Stack pointer SP2 (16 bits, however the setting data is 8 bits of D0 to D7)
PC	. Program counter PC (16 bits)

In the notation with mnemonics, the register names should be written with a % placed in front of them, according to the S1C63 Family assembler source format.

%A	A register
%B	B register
%BA	BA register
%X	X register
%XH	XH register
%XL	XL register
%Y	Y register
%YH	YH register
%YL	YL register
%F	F register
%EXT	EXT register
%SP1	Stack pointer SP1
%SP2	Stack pointer SP2

#### Immediate data

imm22-bit immediate data (0 to 3)	
imm4 4-bit immediate data (0 to 15)	
imm6 Software interrupt vector (0100H to 013FH)	
imm8 8-bit immediate data ( 0 to 255)	
i7–i0 Each bit in immX	
n4 4-bit radix specification data (1 to 16)	
n3–n0 Each bit in n4	
sign8 Signed 8-bit immediate data (-128 to 127)	
s7–s0 Each bit in sign8	
addr6 6-bit address (00H to 3FH)	
a5–a0Each bit in addr6	
00addr6addr6 which specifies an address within 0000H t	to 003FH
FFaddr6 addr6 which specifies an address within FFC0H	to FFFFH

#### Memory

[%X], [X] ...... Memory where the X register specifies
[%Y], [Y] ...... Memory where the Y register specifies
[00addr6] ...... Memory within 0000H to 003FH where the addr6 specifies
[FFaddr6] ...... Memory within FFC0H to FFFFH where the addr6 specifies
[%SP1], [SP1] ..... 16-bit address stack where the SP1 specifies
[%SP2], [SP2] ..... 4-bit data stack where the SP2 specifies

#### Flags

Z .....Zero flag C .....Carry flag I ....Interrupt flag E .....Flag is set ↓ ....Flag is reset ↓ ....Flag is reset - ....Flag is not changed

#### **Operations and others**

- + ..... Addition
- .....Subtraction
- ∧ .....Logical product
- ∨ .....Logical sum
- ∀ .....Exclusive OR
- $\leftarrow$  ..... Data load
- $\leftrightarrow ..... Data \ exchange$

#### Extended addressing mode (EXT.mode)

○ .....Can be used ×.....Cannot be used (prohibit use)

## 4.2.3 Instruction list by function

#### 4-bit data transfer

	Mnemonic	Machine code         Operation           1211109876543210         0	Cycle		lag C Z	EXT.	Page
LD	%A,%A	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	<u> </u>		mode ×	99
LD	%A,%A	$1 1 1 1 1 0 1 1 1 1 0 0 1 0 A \leftarrow B$	1			×	99
	%A,%B	$1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 0 A \leftarrow B$	1	· ·		×	99
	%A,%F %A,imm4	$  1   1   1   1   1   1   1   1   0   1   0   1   0   A \leftarrow P$   1   1   1   0   1   1   0   1   0   3   2   1   10   A ← Imm4	1			×	100
	%A,IMM4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			Ô	100
	%A,[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			×	100
	%A,[%X]+ %A,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			Ô	100
	%A,[%Y]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			×	100
LD	%A,[%T]+ %B,%A	1 1 1 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0	1			×	99
LD	%B,%B	$1 1 1 1 1 0 1 1 1 1 0 1 1 0 B \leftarrow B$	1			×	99
	%B,imm4	$1 1 1 1 1 0 1 1 0 1 i3 i2 i1 i0 B \leftarrow imm4$	1			×	100
	%B,[%X]	$1 1 1 1 1 0 1 1 1 0 0 1 0 0 B \leftarrow [X]$	1			ô	100
	%B,[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			×	100
	%B,[%Y]	$1 1 1 1 1 0 1 1 1 0 0 1 1 0 B \leftarrow [Y]$	1			Ô	100
	%B,[%Y]+	$1 1 1 1 1 0 1 1 1 0 0 1 1 1 B \leftarrow [Y], Y \leftarrow Y+1$	1			×	100
LD	%F,%A	$1 1 1 1 1 1 1 1 1 1 0 1 0 1 F \leftarrow A$	1		<b>\$</b>	×	99
LD	%F,imm4	1 0 0 0 0 1 0 1 1 i3 i2 i1 i0 F ← imm4	1			×	100
LD	[%X],%A	$\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $	1		·	Ô	100
LD	[%X],%B	$1 1 1 1 0 1 1 1 0 0 0 0 [X] \leftarrow B$	1			0	101
	[%X],imm4	1 1 1 1 0 1 0 0 0 i3 i2 i1 i0 [X] ← imm4	1			0	102
	[%X],[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	-		×	102
	[%X],[%Y]+	1 1 1 1 0 1 1 1 1 0 1 1   X   (X   (Y   Y   Y   Y   Y   Y   Y   Y   Y	2	· ·		×	103
	[%X]+,%A	1 1 1 1 0 1 1 1 0 0 1 [X] ← A, X ← X+1	1			×	102
	[%X]+,%B	1 1 1 1 0 1 1 1 0 1 1 0 1 [X] ← B, X ← X+1	1			×	102
	[%X]+,imm4	1 1 1 1 0 1 0 0 1 i3 i2 i1 i0 [X] ← imm4, X ← X+1	1			×	103
	[%X]+,[%Y]	1 1 1 1 0 1 1 1 1 1 1 0 [X] ← [Y], X ← X+1	2	↓ -		×	104
	[%X]+,[%Y]+	1 1 1 1 0 1 1 1 1 1 1 1 X ← Y+1	2	↓ -		×	105
LD	[%Y],%A	1 1 1 1 0 1 1 1 0 1 0 1 0 [Y] ← A	1			0	101
	[%Y],%B	1 1 1 1 0 1 1 1 0 1 1 1 0 [Y] ← B	1			0	101
	[%Y],imm4	1 1 1 1 0 1 0 1 0 i3 i2 i1 i0 [Y] ← imm4	1			0	102
	[%Y],[%X]	1 1 1 1 0 1 1 1 1 1 0 0 0 [Y] ← [X]	2			×	103
	[%Y],[%X]+	1 1 1 1 0 1 1 1 1 1 0 0 1 [Y] ← [X], X ← X+1	2			×	104
	[%Y]+,%A	1 1 1 1 0 1 1 1 0 1 0 1 1 [Y] $\leftarrow$ A, Y $\leftarrow$ Y+1	1	↓ -		×	102
	[%Y]+,%B	1 1 1 1 0 1 1 1 0 1 1 1 1 [Y] ← B, Y ← Y+1	1	↓ -		×	102
	[%Y]+,imm4	1 1 1 1 0 1 0 1 1 i3 i2 i1 i0 [Y] ← imm4, Y ← Y+1	1			×	103
	[%Y]+,[%X]	1 1 1 1 0 1 1 1 1 1 0 0 [Y] ← [X], Y ← Y+1	2			×	104
	[%Y]+,[%X]+	1 1 1 1 0 1 1 1 1 1 1 0 1 [Y] ← [X], Y ← Y+1, X ← X+1	2			×	105
EX	%A,%B	1 1 1 1 1 1 1 1 0 1 1 1 A↔B	1			×	90
EX	%A,[%X]	$1 0 0 0 0 1 1 1 1 1 0 0 0 A \leftrightarrow [X]$	2	↓ -		0	91
	%A,[%X]+	$1 0 0 0 0 1 1 1 1 1 0 0 1 A \leftrightarrow [X], X \leftarrow X+1$	2			×	91
	%A,[%Y]	$1 0 0 0 0 1 1 1 1 1 0 1 0 A \leftrightarrow [Y]$	2			0	91
	%A,[%Y]+	1 0 0 0 0 1 1 1 1 1 0 1 1 A ↔ [Y], Y ← Y+1	2	↓ -		×	91
EX	%B,[%X]	$1 0 0 0 0 1 1 1 1 1 1 0 0 B \leftrightarrow [X]$	2			0	91
	%B,[%X]+	1 0 0 0 0 1 1 1 1 1 1 0 1 B ↔ [X], X ← X+1	2			×	91
	%B,[%Y]	$1 0 0 0 0 1 1 1 1 1 1 0 B \leftrightarrow [Y]$	2	-		0	91
	%B,[%Y]+	$1 0 0 0 0 1 1 1 1 1 1 1 B \leftrightarrow [Y], Y \leftarrow Y+1$	2			×	91

#### Machine code Flag EXT. Page Mnemonic Operation Cycle 12 11 10 9 8 7 6 5 4 3 2 1 0 EICZ mode ADD %A,%A 1 1 0 0 1 0 1 1 1 0 0 0 X A ← A+A 1 ↓ - ↓ ↓ 68 х %A,%B 1 1 0 0 1 0 1 1 1 0 0 1 X A ← A+B $\downarrow - \uparrow \uparrow$ 68 1 × 1 1 0 0 1 0 1 0 0 i3 i2 i1 i0 A ← A+imm4 %A,imm4 1 $\downarrow - \uparrow \uparrow$ 69 × %A,[%X] $1 | 1 0 0 1 | 0 1 1 0 | 0 0 0 0 | A \leftarrow A+[X]$ 1 $\downarrow - \uparrow \uparrow$ Ο 69 1 1 0 0 1 0 1 1 0 0 0 0 1 A ← A+[X], X ← X+1 %A,[%X]+ 1 $\downarrow - \uparrow \uparrow$ 70 × %A,[%Y] $1 | 1 0 0 1 | 0 1 1 0 | 0 0 1 0 | A \leftarrow A+[Y]$ 1 $\downarrow - \uparrow \uparrow$ Ο 69 %A,[%Y]+ $1 | 1 0 0 1 | 0 1 1 0 | 0 0 1 1 | A \leftarrow A+[Y], Y \leftarrow Y+1$ 1 ↓ - ↓ ↓ × 70 ADD 1 1 0 0 1 0 1 1 1 0 1 0 X B ← B+A $\downarrow - \uparrow \uparrow$ %B,%A 1 68 × 1 1 0 0 1 0 1 1 1 0 1 1 X B ← B+B $\downarrow - \uparrow \uparrow$ %B,%B 1 68 × %B,imm4 1 1 0 0 1 0 1 0 1 i3 i2 i1 i0 B ← B+imm4 1 ↓ - ↓ ↓ 69 × 1 1 0 0 1 0 1 1 0 0 1 0 0 $B \leftarrow B+[X]$ ↓ - ↓ ↓ 0 %B,[%X] 1 69 1 1 0 0 1 0 1 1 0 0 1 0 1 $B \leftarrow B+[X], X \leftarrow X+1$ $\downarrow - \uparrow \uparrow$ %B,[%X]+ 1 70 × $\downarrow - \uparrow \uparrow$ %B,[%Y] $1 | 1 0 0 1 | 0 1 1 0 | 0 1 1 0 | B \leftarrow B+[Y]$ 1 0 69 1 1 0 0 1 0 1 1 0 0 1 1 1 B ← B+[Y], Y ← Y+1 ↓ - ↓ 1 %B,[%Y]+ 1 70 × ADD ↓ - ↓ \$ [%X],%A 1 1 0 0 1 0 1 1 0 1 0 0 0 [X] ← [X]+A 2 0 70 1 1 0 0 1 0 1 1 0 1 1 0 0 [X] ← [X]+B $\downarrow - \uparrow$ 1 [%X],%B 2 0 70 $\downarrow - \uparrow$ [%X],imm4 1 1 0 0 1 0 0 0 0 i3 i2 i1 i0 [X] ← [X]+imm4 2 1 $\cap$ 71 2 [%X]+,%A 1 1 0 0 1 0 1 1 0 1 0 0 1 [X] ← [X]+A, X ← X+1 Ť - 1 71 1 × 1 1 0 0 1 0 1 1 0 1 1 0 1 [X] ← [X]+B, X ← X+1 [%X]+,%B 2 $\downarrow - \uparrow$ 1 71 × 72 [%X]+,imm4 1 1 0 0 1 0 0 0 1 i3 i2 i1 i0 [X] ← [X]+imm4, X ← X+1 2 $\downarrow - \uparrow \uparrow$ × ADD 1 1 0 0 1 0 1 1 0 1 0 1 0 [Y] ← [Y]+A [%Y],%A 2 $\downarrow - \uparrow \uparrow$ 70 Ο [%Y],%B 1 1 0 0 1 0 1 1 0 1 1 1 0 [Y] ← [Y]+B 2 $\downarrow - \uparrow \uparrow$ $\bigcirc$ 70 [%Y],imm4 1 1 0 0 1 0 0 1 0 i3 i2 i1 i0 [Y] ← [Y]+imm4 2 $\downarrow - \uparrow \uparrow$ Ο 71 [%Y]+,%A $1 | 1 0 0 1 | 0 1 1 0 | 1 0 1 1 | [Y] \leftarrow [Y]+A, Y \leftarrow Y+1$ 2 $\downarrow - \uparrow \uparrow$ 71 × [%Y]+,%B $1 | 1 \ 0 \ 0 \ 1 | 0 \ 1 \ 1 \ 0 | 1 \ 1 \ 1 \ 1 | [Y] \leftarrow [Y]+B, Y \leftarrow Y+1$ 2 $\downarrow - \uparrow \uparrow$ 71 × [%Y]+,imm4 $1 | 1 0 0 1 | 0 0 1 1 | i3 i2 i1 i0 | [Y] \leftarrow [Y]+imm4, Y \leftarrow Y+1$ 2 $\downarrow - \uparrow \uparrow$ 72 × ADC %A,%A $1 | 1 0 0 1 | 1 1 1 1 | 0 0 0 X | A \leftarrow A+A+C$ 1 $\downarrow - \uparrow \uparrow$ 61 × %A,%B 1 1 0 0 1 1 1 1 1 1 0 0 1 X A ← A+B+C 1 ↓ - ↓ ↓ 61 × %A.imm4 1 1 0 0 1 1 1 0 0 i3 i2 i1 i0 A ← A+imm4+C ↓ - ↓ ↓ 1 61 1 1 0 0 1 1 1 1 0 0 0 0 0 A ← A+[X]+C ↓ - ↓ ↓ %A,[%X] 1 0 62 $\downarrow - \uparrow \uparrow$ %A,[%X]+ 1 1 0 0 1 1 1 1 0 0 0 0 1 A ← A+[X]+C, X ← X+1 1 62 1 ↓ - ↓ %A,[%Y] $1 | 1 0 0 1 | 1 1 1 0 | 0 0 1 0 | A \leftarrow A+[Y]+C$ 1 0 62 $\downarrow - \uparrow$ \$ %A,[%Y]+ $1 | 1 \ 0 \ 0 \ 1 | 1 \ 1 \ 0 | 0 \ 0 \ 1 \ 1 | A \leftarrow A+[Y]+C, Y \leftarrow Y+1$ 1 62 × ADC %B,%A $1 | 1 0 0 1 | 1 1 1 1 | 0 1 0 X | B \leftarrow B+A+C$ 1 ↓ - ‡ \$ 61 × %B,%B 1 1 0 0 1 1 1 1 1 1 0 1 1 X B ← B+B+C 1 - 1 1 61 × %B.imm4 1 1 0 0 1 1 1 0 1 i3 i2 i1 i0 B ← B+imm4+C 1 Ť - 1 \$ 61 × %B,[%X] 1 1 0 0 1 1 1 1 0 0 1 0 0 $B \leftarrow B+[X]+C$ 1 ↓ - ↓ ↓ 0 62 1 1 0 0 1 1 1 1 0 0 1 0 1 B ← B+[X]+C, X ← X+1 1 $\downarrow - \uparrow \uparrow$ 62 %B,[%X]+ × $1 | 1 0 0 1 | 1 1 1 0 | 0 1 1 0 | B \leftarrow B+[Y]+C$ 1 $\downarrow - \uparrow \uparrow$ 62 %B,[%Y] Ο %B,[%Y]+ $1 | 1 \ 0 \ 0 \ 1 | 1 \ 1 \ 0 | 0 \ 1 \ 1 \ 1 | B \leftarrow B+[Y]+C, Y \leftarrow Y+1$ 1 $\downarrow - \uparrow \uparrow$ 62 × ADC [%X],%A $1 | 1 0 0 1 | 1 1 1 0 | 1 0 0 0 | [X] \leftarrow [X] + A + C$ 2 $\downarrow - \uparrow \uparrow$ Ο 63 [%X],%B 1 1 0 0 1 1 1 1 0 1 1 0 0 [X] ← [X]+B+C 2 $\downarrow - \uparrow \uparrow$ 63 Ο [%X].imm4 $1 | 1 0 0 1 | 1 0 0 0 | i3 i2 i1 i0 [X] \leftarrow [X]+imm4+C$ 2 ↓ - ↓ ↓ $\bigcirc$ 64 [%X]+,%A 1 1 0 0 1 1 1 1 0 1 0 0 1 [X] ← [X]+A+C, X ← X+1 2 ↓ - ↓ ↓ 63 × [%X]+,%B 1 1 0 0 1 1 1 1 0 1 1 0 1 [X] ← [X]+B+C, X ← X+1 2 $\downarrow - \uparrow \uparrow$ 63 × 1 1 0 0 1 1 0 0 1 i3 i2 i1 i0 [X] ← [X]+imm4+C, X ← X+1 2 ↓ - ↑ ↑ 64 [%X]+,imm4 × ADC ↓ - ↑ ↑ 1 1 0 0 1 1 1 1 0 1 0 1 0 [Y] ← [Y]+A+C 2 $\cap$ [%Y],%A 63 1 1 0 0 1 1 1 1 0 1 1 1 0 [Y] ← [Y]+B+C 2 ↓ - ↑ ↑ 0 63 [%Y],%B $\downarrow - \downarrow$ 1 [%Y],imm4 1 1 0 0 1 1 0 1 0 i3 i2 i1 i0 [Y] ← [Y]+imm4+C 2 Ο 64 $\downarrow - \uparrow$ \$ [%Y]+,%A $1 | 1 0 0 1 | 1 1 1 0 | 1 0 1 1 | [Y] \leftarrow [Y] + A + C, Y \leftarrow Y + 1$ 2 63 × [%Y]+,%B $1 | 1 0 0 1 | 1 1 1 0 | 1 1 1 1 | [Y] \leftarrow [Y] + B + C, Y \leftarrow Y + 1$ 2 $\downarrow - \uparrow$ \$ 63 × [%Y]+,imm4 1 1 0 0 1 1 0 1 1 i3 i2 i1 i0 $[Y] \leftarrow [Y]$ +imm4+C, $Y \leftarrow Y$ +1 2 $\downarrow - \uparrow$ 1 64 × SUB %A.%A 1 1 0 0 0 0 1 1 1 0 0 0 X A ← A-A $\downarrow - \downarrow$ Î 135 1 Х %A.%B 1 1 0 0 0 0 1 1 1 0 0 1 X A ← A-B $\downarrow - \uparrow \uparrow$ 135 1 Х %A,imm4 1 1 0 0 0 0 1 0 0 i3 i2 i1 i0 A ← A-imm4 1 $\downarrow - \uparrow \uparrow$ 135 х %A,[%X] $1 | 1 0 0 0 | 0 1 1 0 | 0 0 0 0 | A \leftarrow A-[X]$ 136 1 $\downarrow - \uparrow \uparrow$ $\cap$ $1 | 1 0 0 0 | 0 1 1 0 | 0 0 0 1 | A \leftarrow A-[X], X \leftarrow X+1$ $\downarrow - \uparrow \uparrow$ 136 %A,[%X]+ 1 × %A,[%Y] $1 | 1 0 0 0 | 0 1 1 0 | 0 0 1 0 | A \leftarrow A-[Y]$ 1 $\downarrow - \uparrow \uparrow$ 136 %A,[%Y]+ $1 | 1 0 0 0 | 0 1 1 0 | 0 0 1 1 | A \leftarrow A-[Y], Y \leftarrow Y+1$ 1 $\downarrow - \uparrow \uparrow$ × 136

#### ALU alithmetic operation (1/3)

#### ALU alithmetic operation (2/3)

	Mnemonic	Machine code         Op           12 11 10 9 8 7 6 5 4 3 2 1 0         Op	eration Cycle	Flag E I C Z	EXT. mode	Page
SUB	%B,%A	$1 1 0 0 0 0 1 1 1 0 1 0 X B \leftarrow B-A$	1	$\downarrow - \uparrow \uparrow$	×	135
002	%B,%B	$1 1 0 0 0 0 1 1 1 0 1 1 X B \leftarrow B - B$	1	$\downarrow - \downarrow \uparrow$	×	135
	%B,imm4	$1 1 0 0 0 0 1 0 1 i3 i2 i1 i0 B \leftarrow B-imm4$	1	$\downarrow - \uparrow \uparrow$	×	135
	%B,[%X]	$\begin{array}{c} 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0$	1	$\downarrow - \uparrow \uparrow$	Ô	136
	%B,[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	136
	%B,[%Y]	$\begin{array}{c} 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 &$	1	$\downarrow - \uparrow \uparrow$	Ô	136
	%B,[%Y]+	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	136
SUB	[%X],%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	Ô	137
000	[%X],%B	1 1 0 0 0 0 1 1 0 1 0 0 0 [X] ← [X] →	2	$\downarrow - \uparrow \uparrow$	0	137
	[%X],imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	138
	[%X]+,%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	137
	[%X]+,%B	1 1 0 0 0 0 1 1 0 1 0 0 0 1 [X] ← [X], X ← X+		$\downarrow - \uparrow \uparrow$	×	137
	[%X]+,imm4	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	138
SUB	[%Y],%A	1 1 0 0 0 0 1 1 0 1 0 1 0 [Y] ← [Y]-A	2	$\downarrow - \uparrow \uparrow$	Ô	137
500	[%Y],%B	$\begin{array}{c} 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1$	2	$\downarrow - \uparrow \uparrow$	0	137
	[%Y],imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	137
	[%Y]+,%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	137
				$\downarrow - \downarrow \downarrow$		
	[%Y]+,%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			×	137
000	[%Y]+,imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	- +++ 2	$\begin{array}{c c} \downarrow & - \updownarrow \uparrow \\ \downarrow & - \updownarrow \uparrow \end{array}$	×	138
SBC	%A,%A				×	123
	%A,%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	×	123
	%A,imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	×	124
	%A,[%X]	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	0	124
	%A,[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	125
	%A,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	0	124
	%A,[%Y]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	125
SBC	%B,%A	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	×	123
	%B,%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	×	123
	%B,imm4	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	×	124
	%B,[%X]	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	0	124
	%B,[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	125
	%B,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow - \uparrow \uparrow$	0	124
0.5.0	%B,[%Y]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	125
SBC	[%X],%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	125
	[%X],%B	1 1 0 0 0 1 1 1 0 1 1 0 0 [X] ← [X]-B-C	2	$\downarrow - \uparrow \uparrow$	0	125
	[%X],imm4	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	126
	[%X]+,%A	1 1 0 0 0 1 1 1 0 1 0 0 1 [X] ← [X]-A-C, X ← X		$\downarrow - \uparrow \uparrow$	×	126
	[%X]+,%B	1 1 0 0 0 1 1 1 0 1 1 0 1 [X] ← [X]-B-C, X ← X		$\downarrow - \uparrow \uparrow$	×	126
	[%X]+,imm4	1 1 0 0 0 1 0 0 1 i3 i2 i1 i0 [X] ← [X]-imm4-C, X		$\downarrow - \uparrow \uparrow$	×	127
SBC	[%Y],%A	1 1 0 0 0 1 1 1 0 1 0 1 0 [Y] ← [Y]-A-C	2	$\downarrow - \uparrow \uparrow$	0	125
	[%Y],%B	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	125
	[%Y],imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	$\downarrow - \uparrow \uparrow$	0	126
	[%Y]+,%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	126
	[%Y]+,%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	126
01/2	[%Y]+,imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\downarrow - \uparrow \uparrow$	×	127
CMP	%A,%A	1 1 1 1 0 0 1 1 1 X 0 0 0 A-A	1	$\downarrow - \downarrow \uparrow$	×	84
	%A,%B	1 1 1 1 0 0 1 1 1 X 0 1 0 A-B	1	$\downarrow - \uparrow \uparrow$	×	84
	%A,imm4	1 1 1 1 0 0 1 0 0 i3 i2 i1 i0 A-imm4	1	$\downarrow - \uparrow \uparrow$	×	84
	%A,[%X]	1 1 1 1 0 0 1 1 0 0 0 0 0 A-[X]	1	$\downarrow - \uparrow \uparrow$	0	85
	%A,[%X]+	1 1 1 1 0 0 1 1 0 0 0 0 1 A-[X], X ← X+1	1	$\downarrow - \uparrow \uparrow$	×	85
	%A,[%Y]	1 1 1 1 0 0 1 1 0 0 0 1 0 A-[Y]	1	$\downarrow - \uparrow \uparrow$	0	85
	%A,[%Y]+	1 1 1 1 0 0 1 1 0 0 0 1 1 A-[Y], Y ← Y+1	1	$\downarrow - \uparrow \uparrow$	×	85
CMP	%B,%A	1 1 1 1 0 0 1 1 1 X 1 0 0 B-A	1	$\downarrow - \uparrow \uparrow$	×	84
	%B,%B	1 1 1 1 0 0 1 1 1 X 1 1 0 B-B	1	$\downarrow - \downarrow \uparrow$		84
	%B,imm4	1 1 1 1 0 0 1 0 1 i3 i2 i1 i0 B-imm4	1	$\downarrow - \uparrow \uparrow$	×	84
	%B,[%X]	1 1 1 1 0 0 1 1 0 0 1 0 0 B-[X]	1	$\downarrow - \uparrow \uparrow$	0	85
	%B,[%X]+	1 1 1 1 0 0 1 1 0 0 1 0 1 B-[X], X ~ X+1	1	$\downarrow - \uparrow \uparrow$	×	85
	%B,[%Y]	1 1 1 1 0 0 1 1 0 0 1 1 0 B-[Y]	1	$\downarrow - \uparrow \uparrow$	0	85
	%B,[%Y]+	1 1 1 1 0 0 1 1 0 0 1 1 1 B-[Y], Y ← Y+1	1	$\downarrow - \uparrow \uparrow$	×	85

	Mnemonic	Machine code         Operation           12         11         10         9         8         7         6         5         4         3         2         1         0	Cycle		Flag I C Z	EXT. mode	Page
CMP	[%X],%A	1 1 1 1 1 0 0 1 1 0 1 0 0 [X]-A	1		- 1 1	0	86
	[%X],%B	1 1 1 1 0 0 1 1 0 1 1 0 0 [X]-B	1	_	- 1 1		86
	[%X],imm4	1 1 1 1 0 0 0 0 0 i3 i2 i1 i0 [X]-imm4	1		- 1 1	0	87
	[%X]+,%A	1 1 1 1 0 0 1 1 0 1 0 0 1 [X]-A, X ← X+1	1		- 1 1	×	86
	[%X]+,%B	1 1 1 1 0 0 1 1 0 1 1 0 1 [X]-B, X ← X+1	1	_	- 1 1	×	86
	[%X]+,imm4	1 1 1 1 0 0 0 0 1 i3 i2 i1 i0 [X]-imm4, X ← X+1	1	$\downarrow$		×	87
CMP	[%Y],%A	1 1 1 1 0 0 1 1 0 1 0 1 0 [Y]-A	1		- 1 1	0	86
	[%Y],%B	1 1 1 1 0 0 1 1 0 1 1 1 0 [Y]-B	1	_	- 1 1	0	86
	[%Y],imm4	1 1 1 1 0 0 0 1 0 i3 i2 i1 i0 [Y]-imm4	1		- 1 1	0	87
	[%Y]+,%A	1 1 1 1 0 0 1 1 0 1 0 1 1 [Y]-A, Y ← Y+1	1		- 1 1	×	86
	[%Y]+,%B	1 1 1 1 0 0 1 1 0 1 1 1 1 [Y]-B, Y ← Y+1	1		- 1 1	×	86
	[%Y]+,imm4	1 1 1 1 0 0 0 1 1 i3 i2 i1 i0 [Y]-imm4, Y ← Y+1	1		- 1 1	×	87
INC	[00addr6]	1 0 0 0 0 0 1 a5a4a3a2a1a0 [00addr6] ← [00addr6]+1	2	-	- 1 1	×	92
DEC	[00addr6]	$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 32 \ a1 \ a0 \ [00addr6] \leftarrow [00addr6] - 1$	2		- 1 1		88
ADC	%B,%A,n4	$1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0$	2	Ļ			65
*1	%B,[%X],n4	$1 1 1 1 0 1 1 1 0 0 [10H-n4] B \leftarrow N's adjust (B+[X]+C)$	2		- 1 1	0	65
	%B,[%X]+,n4	1 1 1 0 1 1 1 0 1 [ 10H-n4 ] B ← N's adjust (B+[X]+C), X ← X+1	2	$\downarrow$		×	66
	%B,[%Y],n4	1 1 1 0 1 1 1 1 0 [10H-n4] B ← N's adjust (B+[Y]+C)	2		- 1 1	0	65
	%B,[%Y]+,n4	$1 1 1 1 0 1 1 1 1 1 [10H-n4] B \leftarrow N's adjust (B+[Y]+C), Y \leftarrow Y+1$	2		- 1 1	×	66
ADC	[%X],%B,n4	1 1 1 0 1 0 1 0 0 [10H-n4] [X] ← N's adjust ([X]+B+C)	2	-	- 1 1	0	66
*1	[%X],0,n4	1 1 1 0 1 0 0 0 0 [10H-n4] [X] ← N's adjust ([X]+0+C)	2		- 1 1	0	67
	[%X]+,%B,n4	1 1 1 0 1 0 1 0 1 [10H-n4] [X] ← N's adjust ([X]+B+C), X ← X+1	2		- 1 1	X	67
	[%X]+,0,n4	1 1 1 0 1 0 0 0 1 [10H-n4] [X] ← N's adjust ([X]+0+C), X ← X+1	2		- 1 1	×	68
ADC	[%Y],%B,n4	1 1 1 0 1 0 1 1 0 [10H-n4] [Y] ← N's adjust ([Y]+B+C)	2		- 1 1	0	66
*1	[%Y],0,n4	1 1 1 0 1 0 0 1 0 [10H-n4] [Y] ← N's adjust ([Y]+0+C)	2		- 1 1	0	67
	[%Y]+,%B,n4	1 1 1 0 1 0 1 1 1 [10H-n4] [Y] ← N's adjust ([Y]+B+C), Y ← Y+1	2	$\downarrow$	- 1 1	×	67
	[%Y]+,0,n4	1 1 1 0 1 0 0 1 1 [10H-n4] [Y] ← N's adjust ([Y]+0+C), Y ← Y+1	2		- 1 1	×	68
SBC	%B,%A,n4	$1 0 0 0 0 1 1 0 0 n3n2n1n0 B \leftarrow N's adjust (B-A-C)$	2	$\downarrow$		×	127
*1	%B,[%X],n4	1 1 1 0 0 1 1 0 0 n3n2n1n0 B ← N's adjust (B-[X]-C)	2	$\downarrow$	- 1 1	0	128
	%B,[%X]+,n4	1 1 1 0 0 1 1 0 1 n3n2n1n0 B ← N's adjust (B-[X]-C), X ← X+1	2	$\downarrow$		×	128
	%B,[%Y],n4	1 1 1 0 0 1 1 1 0 n3n2n1n0 B ← N's adjust (B-[Y]-C)	2	$\downarrow$	- 1 1	0	128
	%B,[%Y]+,n4	1 1 1 0 0 1 1 1 1 n3n2n1n0 B ← N's adjust (B-[Y]-C), Y ← Y+1	2	$\downarrow$	- 1 1	×	128
SBC	[%X],%B,n4	1 1 1 0 0 0 1 0 0 n3n2n1n0 [X] ← N's adjust ([X]-B-C)	2		- 1 1		129
*1	[%X],0,n4	1 1 1 0 0 0 0 0 0 n3n2n1n0 [X] ← N's adjust ([X]-0-C)	2		- 1 1	0	130
	[%X]+,%B,n4	1 1 1 0 0 0 1 0 1 n3n2n1n0 [X] ← N's adjust ([X]-B-C), X ← X+1	2	$\downarrow$	- \$ \$	×	129
	[%X]+,0,n4	1 1 1 0 0 0 0 1 n3n2n1n0 [X] ← N's adjust ([X]-0-C), X ← X+1	2	_	- 1 1	×	130
SBC	[%Y],%B,n4	1 1 1 0 0 0 1 1 0 n3n2n1n0 [Y] ← N's adjust ([Y]-B-C)	2	-	- 1 1	0	129
*1	[%Y],0,n4	1 1 1 0 0 0 0 1 0 n3n2n1n0 [Y] ← N's adjust ([Y]-0-C)	2		- 1 1	0	130
	[%Y]+,%B,n4	1 1 1 0 0 0 1 1 1 n3n2n1n0 [Y] ← N's adjust ([Y]-B-C), Y ← Y+1	2		- 1 1		129
	[%Y]+,0,n4	1 1 1 0 0 0 0 1 1 n3n2n1n0 [Y] ← N's adjust ([Y]-0-C), Y ← Y+1	2	$\downarrow$	- 1 1	×	130
INC	[%X],n4	1 1 1 0 1 1 0 0 0 [10H-n4] [X] ← N's adjust ([X]+1)	2	↓	- \$ \$	0	93
*1	[%X]+,n4	1 1 1 0 1 1 0 0 1 [ 10H-n4 ] [X] ← N's adjust ([X]+1), X ← X+1	2	$\downarrow$	- 1 1	×	93
INC	[%Y],n4	1 1 1 0 1 1 0 1 0 [10H-n4] [Y] ← N's adjust ([Y]+1)	2	_	- 1 1	0	93
*1	[%Y]+,n4	1 1 1 0 1 1 0 1 1 [10H-n4] [Y] ← N's adjust ([Y]+1), Y ← Y+1	2	_	- 1 1	×	93
DEC	[%X],n4	1 1 1 0 0 1 0 0 0 n3n2n1 n0 [X] ← N's adjust ([X]-1)	2		- 1 1		89
*1	[%X]+,n4	1 1 1 0 0 1 0 0 1 n3n2n1n0 [X] ← N's adjust ([X]-1), X ← X+1	2	-	- 1 1		89
	[%Y],n4	1 1 1 0 0 1 0 1 0 n3n2n1n0 [Y] ← N's adjust ([Y]-1)	2	_	- 1 1		89
DEC	[ [ /0 1 ],114						

#### ALU alithmetic operation (3/3)

\*1 "n4" should be specified with a value between 1 and 16 that indicates a radix.

In the ADC and INC instructions, the assembler converts the "n4" into a complement, and places it at the low-order 4 bits in the machine code.

In the SBC and DEC instructions, the "n4" is placed as it is at the low-order 4 bits in the machine code.

(However, when 16 is specified to n4, the machine code is generated with 0000H as the low-order 4 bits.)

### ALU logic operation (1/2)

	Mnemonic	Machine code Operation	Cycle	Flag E I C Z	EXT.	Page
		12 11 10 9 8 7 6 5 4 3 2 1 0	-		mode	70
AND	%A,%A %A,%B	1       1       0       0       1       1       0       0       X       A ← A∧A         1       1       0       1       1       0       0       1       X       A ← A∧A	1	$\begin{array}{c} \downarrow \updownarrow \\ \downarrow \updownarrow \end{array}$	×	73 73
	%A,%B %A.imm4	$1 1 0 1 0 0 1 1 1 0 0 1 A \leftarrow A \land B$ 1 1 0 1 0 0 1 0 0 i3 i2 i1 i0 A ← A \land imm4	1	$\downarrow \downarrow$ $\downarrow \downarrow$	×	73
	%A,IM114 %A,[%X]	$1 1 0 1 0 0 1 1 0 0 0 0 0 0 0 0 A \leftarrow A \land [X]$	1	$\downarrow \downarrow$ $\downarrow \downarrow$	×	74
	%A,[%X]+	$1 1 0 1 0 0 1 1 0 0 0 0 1 A \leftarrow A \land [X]$	1	$\downarrow \downarrow$	×	75
	%A,[%X]+ %A,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow \downarrow$ $\downarrow \downarrow$		75
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow \downarrow$ $\downarrow \downarrow$		75
AND	%A,[%Y]+ %B,%A	$1 1 0 1 0 0 1 1 1 0 0 0 1 1 A \leftarrow A \land [1], 1 \leftarrow 1+1$	1	$\downarrow \downarrow$ $\downarrow \downarrow$	×	73
AND	%B,%B	$1 1 0 1 0 0 1 1 1 0 1 1 X B \leftarrow B \land B$	1	$\downarrow \downarrow$	×	73
	%B,imm4	1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0	1	$\downarrow \downarrow$	×	74
	,	$1 1 0 1 0 0 1 1 0 0 1 0 0 B \leftarrow B \land [X]$	1	$\downarrow \downarrow$	Ô	74
	%B,[%X] %B,[%X]+	1 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 0	1	$\downarrow \downarrow$ $\downarrow \downarrow$	×	75
	%B,[%Y]	$1 1 0 1 0 0 1 1 0 0 1 1 0 B \leftarrow B \land [X], X \leftarrow X + 1$	1	$\downarrow \downarrow$	Ô	75
	%B,[%Y]+	$1 1 0 1 0 0 1 1 0 0 1 1 1 B \leftarrow B \land [Y], Y \leftarrow Y+1$	1	$\downarrow \downarrow$	×	75
AND	%F,imm4	$1 0 0 0 0 1 0 0 0 i3 i2 i1 i0 F \leftarrow F \land imm4$	1	$\downarrow \downarrow \downarrow \downarrow \downarrow$	×	74
AND	[%X],%A	1 1 0 1 0 0 1 1 0 1 0 0 0 [X] ← [X]∧A	2	$\downarrow \downarrow \downarrow$	Ô	74
AND	[%X],%B	1 1 0 1 0 0 1 1 0 1 1 0 0 [X] ← [X]∧B	2	$\downarrow \downarrow$	0	76
	[%X],imm4	$1 1 0 1 0 0 0 0 0   3   2   1 0   [X] \leftarrow [X] \land imm4$	2	$\downarrow \downarrow$	0	77
	[%X]+,%A	$1 1 0 1 0 0 1 1 0 1 0 0 1  X  \leftarrow  X  \land A, X \leftarrow X+1$	2	$\downarrow \downarrow$	×	76
	[%X]+,%B	$1 1 0 1 0 0 1 1 0 1 1 0 1 [X] \leftarrow [X] \land B, X \leftarrow X+1$	2	$\downarrow \downarrow$	×	76
	[%X]+,imm4	1 1 0 1 0 0 0 1 i3 i2 i1 i0 [X] ← [X]∧imm4, X ← X+1	2	$\downarrow \downarrow$	×	77
AND	[%Y],%A	1 1 0 1 0 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0	2	$\downarrow \downarrow$	Ô	76
/	[%Y],%B	1 1 0 1 0 0 1 1 0 1 1 0 [Y] ← [Y]∧B	2	$\downarrow \downarrow$	0	76
	[%Y],imm4	$1 1 0 1 0 0 0 1 0 1 0 1 1 1 0 [Y] \leftarrow [Y] \land imm4$	2	$\downarrow \downarrow$	0	77
	[%Y]+,%A	$1 1 0 1 0 0 1 1 0 1 0 1 1 [Y] \leftarrow [Y] \land A, Y \leftarrow Y+1$	2	$\downarrow \downarrow$	×	76
	[%Y]+,%B	$1 1 0 1 0 0 1 1 0 1 1 1 1 [Y] \leftarrow [Y] \land B, Y \leftarrow Y+1$	2	$\downarrow \uparrow$	×	76
	[%Y]+,imm4	$1 1 0 1 0 0 0 1 1 1 3 12 11 0 [Y] \leftarrow [Y] \land imm4, Y \leftarrow Y+1$	2	$\downarrow \uparrow$	×	77
OR	%A,%A	$1 1 0 1 1 0 1 1 1 0 0 0 X A \leftarrow A \lor A$	1	$\downarrow \downarrow$	×	112
on	%A,%B	$1 1 0 1 1 0 1 1 1 0 0 1 X A \leftarrow A \lor B$	1	$\downarrow \downarrow$	×	112
	%A,imm4	$1 1 0 1 1 0 1 0 0 i3 i2 i1 i0 A \leftarrow A \lor imm4$	1	$\downarrow \uparrow$	×	112
	%A,[%X]	$1 1 0 1 1 0 1 1 0 0 0 0 0 A \leftarrow A \lor [X]$	1	$\downarrow \downarrow$	0	113
	%A,[%X]+	$1 1 0 1 1 0 1 1 0 0 0 0 1 A \leftarrow A \lor [X], X \leftarrow X+1$	1	$\downarrow \downarrow$	×	114
	%A,[%Y]	$1 1 0 1 1 0 1 1 0 0 0 1 0 A \leftarrow A \lor [Y]$	1	$\downarrow \uparrow$	0	113
	%A,[%Y]+	1 1 0 1 1 0 1 1 0 0 0 1 1 A ← A∨[Y], Y ← Y+1	1	$\downarrow \uparrow$	×	114
OR	%B,%A	1 1 0 1 1 0 1 1 1 0 1 0 X B ← B∨A	1	$\downarrow \uparrow$	×	112
0.1	%B,%B	$1 1 0 1 1 0 1 1 1 0 1 1 X B \leftarrow B \lor B$	1	$\downarrow \uparrow$	×	112
	%B,imm4	1 1 0 1 1 0 1 0 1 i3 i2 i1 i0 B ← B∨imm4	1	$\downarrow \uparrow$	×	112
	%B,[%X]	1 1 0 1 1 0 1 1 0 0 1 0 0 B ← B∨[X]	1	$\downarrow \uparrow$	0	113
	%B,[%X]+	$1 1 0 1 1 0 1 1 0 0 1 0 1 B \leftarrow B \lor [X], X \leftarrow X+1$	1	$\downarrow \uparrow$	×	114
	%B,[%Y]	1 1 0 1 1 0 1 1 0 0 1 1 0 B ← B∨[Y]	1	$\downarrow \uparrow$	0	113
	%B,[%Y]+	1 1 0 1 1 0 1 1 0 0 1 1 1 B ← B∨[Y], Y ← Y+1	1	$\downarrow \uparrow$	×	114
OR	%F,imm4	1 0 0 0 0 1 0 0 1 i3 i2 i1 i0 F ← F∨imm4	1	$\uparrow\uparrow\uparrow\uparrow\uparrow$	×	113
OR	[%X],%A	1 1 0 1 1 0 1 1 0 1 0 0 [X] ← [X]∨A	2	$\downarrow \uparrow$	0	114
	[%X],%B	1 1 0 1 1 0 1 1 0 1 1 0 0 [X] ← [X]∨B	2	$\downarrow \uparrow$	0	114
	[%X],imm4	1 1 0 1 1 0 0 0 0 i3 i2 i1 i0 [X] ← [X]∨imm4	2	$\downarrow \uparrow$	0	115
	[%X]+,%A	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2	$\downarrow \uparrow$	×	115
	[%X]+,%B	1 1 0 1 1 0 1 1 0 1 1 0 1 [X] ← [X]∨B, X ← X+1	2	$\downarrow \uparrow$	×	115
	[%X]+,imm4	1 1 0 1 1 0 0 0 1 i3 i2 i1 i0 [X] ← [X]∨imm4, X ← X+1	2	$\downarrow \uparrow$	×	116
OR	[%Y],%A	1 1 0 1 1 0 1 1 0 1 0 1 0 [Y] ← [Y]∨A	2	$\downarrow \uparrow$	0	114
	[%Y],%B	$1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 [Y] \leftarrow [Y] \lor B$	2	$\downarrow \uparrow$	Õ	114
	[%Y],imm4	1 1 0 1 1 0 0 1 0   3   2   1   0   1 0	2	$\downarrow \downarrow$	Õ	115
	[%Y]+,%A	$1 1 0 1 1 0 1 1 0 1 0 1 0 1 1 [Y] \leftarrow [Y] \lor A, Y \leftarrow Y+1$	2	$\downarrow \downarrow$	×	115
	[%Y]+,%B	$1 1 0 1 1 0 1 1 0 1 1 1 1  Y  \leftarrow  Y  \lor B, Y \leftarrow Y+1$	2	$\downarrow \downarrow$	×	115

## ALU logic operation (2/2)

	Mnemonic	Machine code         Operation           12 11 10 9 8 7 6 5 4 3 2 1 0         Operation	Cycle	Flag E I C Z	EXT. mode	Page
XOR	%A,%A	$1 1 0 1 1 1 1 1 1 0 0 0 X A \leftarrow A \forall A$	1	$\downarrow \uparrow$	×	139
	%A,%B	$1 1 0 1 1 1 1 1 1 0 0 1 X A \leftarrow A \forall B$	1	$\downarrow \uparrow$	×	139
	%A,imm4	$1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 13 \ 12 \ 11 \ 10 \ A \leftarrow A \forall imm4$	1	$\downarrow \uparrow$	×	140
	%A,[%X]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow \uparrow$	Ô	141
	%A,[%X]+	$1 1 0 1 1 1 1 1 0 0 0 0 1 A \leftarrow A \forall [X], X \leftarrow X+1$	1	$\downarrow \downarrow$		141
					×	
	%A,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	$\downarrow \uparrow$	0	141
	%A,[%Y]+	1 1 0 1 1 1 1 1 0 0 0 1 1 A ← A∀[Y], Y ← Y+1	1	$\downarrow \uparrow$	×	141
XOR	%B,%A	1 1 0 1 1 1 1 1 1 0 1 0 X B ← B∀A	1	$\downarrow \uparrow$	×	139
	%B,%B	1 1 0 1 1 1 1 1 1 0 1 1 X B ← B∀B	1	$\downarrow \uparrow$	×	139
	%B,imm4	1 1 0 1 1 1 1 0 1 i3 i2 i1 i0 B ← B∀imm4	1	$ \downarrow \uparrow$	×	140
	%B,[%X]	1 1 0 1 1 1 1 1 0 0 1 0 0 B ← B∀[X]	1	↓ ↓	0	141
	%B,[%X]+	1 1 0 1 1 1 1 1 0 0 1 0 1 B ← B∀[X], X ← X+1	1	$\downarrow \downarrow$	×	141
	%B,[%Y]	1 1 0 1 1 1 1 1 0 0 1 1 0 B ← B∀[Y]	1	↓ ↓	0	141
	%B,[%Y]+	1 1 0 1 1 1 1 1 0 0 1 1 1 B ← B∀[Y], Y ← Y+1	1	↓ ↓	×	141
XOR	%F,imm4	1 0 0 0 0 1 0 1 0 i3 i2 i1 i0 F ← F∀imm4	1	1111	×	140
XOR	[%X],%A	1 1 0 1 1 1 1 1 0 1 0 0 0 [X] ← [X]∀A	2	$\downarrow \downarrow$	Ô	142
XUK			2	$\downarrow \downarrow$		
	[%X],%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			0	142
	[%X],imm4	1 1 0 1 1 1 0 0 0 i3 i2 i1 i0 [X] ← [X]∀imm4	2	$\downarrow \uparrow$	0	143
	[%X]+,%A	1 1 0 1 1 1 1 1 0 1 0 1 [X] ← [X]∀A, X ← X+1	2	$\downarrow \uparrow$	×	142
	[%X]+,%B	1 1 0 1 1 1 1 1 0 1 1 0 1 [X] ← [X]∀B, X ← X+1	2	$\downarrow \uparrow$	×	142
	[%X]+,imm4	1 1 0 1 1 1 0 0 1 i3 i2 i1 i0 $[X] \leftarrow [X] \forall imm4, X \leftarrow X+1$	2	$ \downarrow \downarrow$	×	143
XOR	[%Y],%A	1 1 0 1 1 1 1 1 0 1 0 1 0 [Y] ← [Y]∀A	2	$\downarrow \uparrow$	0	142
	[%Y],%B	1 1 0 1 1 1 1 1 0 1 1 1 0 [Y] ← [Y]∀B	2	↓ ↓	0	142
	[%Y],imm4	1 1 0 1 1 1 0 1 0 i3 i2 i1 i0 [Y] ← [Y]∀imm4	2	↓ ↓	0	143
	[%Y]+,%A	1 1 0 1 1 1 1 1 0 1 0 1 1 [Y] ← [Y]∀A, Y ← Y+1	2	$\downarrow \uparrow$	×	142
	[%Y]+,%B	1 1 0 1 1 1 1 0 1 1 1 1 [Y] ← [Y]∀B, Y ← Y+1	2	$\downarrow \uparrow$	×	142
	[%Y]+,imm4	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2	$\downarrow \uparrow$	×	143
DIT				· ·		
BIT	%A,%A	1 1 0 1 0 1 1 1 1 0 0 0 X AAA	1	$\downarrow \uparrow$	×	78
	%A,%B	1 1 0 1 0 1 1 1 1 0 0 1 X AAB	1	$\downarrow \uparrow$	×	78
	%A,imm4	1 1 0 1 0 1 1 0 0 i3 i2 i1 i0 A^imm4	1	$\downarrow \uparrow$	×	78
	%A,[%X]	1 1 0 1 0 1 1 1 0 0 0 0 0 A^[X]	1	$\downarrow \uparrow$	0	79
	%A,[%X]+	1 1 0 1 0 1 1 1 0 0 0 0 1 A∧[X], X ← X+1	1	$\downarrow \uparrow$	×	79
	%A,[%Y]	1 1 0 1 0 1 1 1 0 0 0 1 0 A^[Y]	1	$ \downarrow \downarrow$	0	79
	%A,[%Y]+	1 1 0 1 0 1 1 1 0 0 0 1 1 A∧[Y], Y ← Y+1	1	↓ ↓	×	79
BIT	%B,%A	1 1 0 1 0 1 1 1 1 0 1 0 X BAA	1	↓ ↓	×	78
	%B,%B	1 1 0 1 0 1 1 1 1 0 1 1 X BAB	1	↓ ¢	×	78
	%B,imm4	1 1 0 1 0 1 1 0 1 i3 i2 i1 i0 B∧imm4	1	$\downarrow \downarrow$	×	78
	%B,[%X]	1 1 0 1 0 1 1 1 0 0 1 0 0 BAX	1	$\downarrow \uparrow$	Ô	79
	%B,[%X]+	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	$\downarrow \uparrow$		79
				•	×	
	%B,[%Y]	1 1 0 1 0 1 1 1 0 0 1 1 0 B <sub>\[Y]</sub>	1	$\downarrow \uparrow$	0	79
	%B,[%Y]+	1 1 0 1 0 1 1 1 0 0 1 1 1 B∧[Y], Y ← Y+1	1	$\downarrow \uparrow$	×	79
BIT	[%X],%A	1 1 0 1 0 1 1 1 0 1 0 0 0 [X]^A	1	$\downarrow \uparrow$	0	80
	[%X],%B	1 1 0 1 0 1 1 1 0 1 1 0 0 [X]^B	1	$\downarrow \uparrow$	0	80
	[%X],imm4	1 1 0 1 0 1 0 0 0 i3 i2 i1 i0 [X]^imm4	1	$\downarrow$ $\updownarrow$	0	81
	[%X]+,%A	1 1 0 1 0 1 1 1 0 1 0 0 1 [X]∧A, X ← X+1	1	↓ ↓	×	80
	[%X]+,%B	1 1 0 1 0 1 1 1 0 1 1 0 1 [X]∧B, X ← X+1	1	$\downarrow \uparrow$	×	80
	[%X]+,imm4	1 1 0 1 0 1 0 0 1 i3 i2 i1 i0 [X]∧imm4, X ← X+1	1	$\downarrow \uparrow$	×	81
BIT	[%Y],%A	1 1 0 1 0 1 1 1 0 1 0 1 0 [Y]^A	1	$\downarrow \downarrow$	0	80
2	[%Y],%B	1 1 0 1 0 1 1 1 0 1 1 1 0 [Y]∧B	1	$\downarrow \downarrow$	0	80
			1			
	[%Y],imm4	1 1 0 1 0 1 0 1 0 i3 i2 i1 i0 [Y]∧imm4		$\downarrow \uparrow$	0	81
	[%Y]+,%A	1 1 0 1 0 1 1 1 0 1 0 1 1 [Y]∧A, Y ← Y+1	1	$\downarrow \uparrow$	×	80
	[%Y]+,%B	1 1 0 1 0 1 1 1 0 1 1 1 1 [Y]∧B, Y ← Y+1	1	$\downarrow \uparrow$	×	80
	[%Y]+,imm4	1 1 0 1 0 1 0 1 1 i3 i2 i1 i0 [Y]∧imm4, Y ← Y+1	1	$\downarrow \uparrow$	×	81
CLR	[00addr6],imm2	1 0 1 0 0 i1 i0 a5a4a3a2a1a0 [00addr6] ← [00addr6] ∧not (2 <sup>imm2</sup> )	2	$\downarrow$ $\updownarrow$	×	83
	[FFaddr6],imm2	1 0 1 0 1 i1 i0 a5a4a3a2a1a0 [FFaddr6] ← [FFaddr6]∧not (2 <sup>imm2</sup> )	2	$\downarrow \uparrow$	×	83
SET	[00addr6],imm2	1 0 1 1 0 i1 i0 a5 a4 a3 a2 a1 a0 [00addr6] $\leftarrow$ [00addr6] $\land$ (2 <sup>imm2</sup> )	2	↓ ↓	×	131
	[FFaddr6],imm2	1 0 1 1 1 i1 i0 a5 a4 a3 a2 a1 a0 [FFaddr6] ← [FFaddr6]∧(2 <sup>imm2</sup> )	2	↓ ↓	×	131
	[00addr6],imm2	1 0 0 1 0 i1 i0 a5 a4 a3 a2 a1 a0 [00addr6]^(2 <sup>imm2</sup> )	1	$\downarrow \uparrow$	×	139
TST						

#### ALU shift and rotate operation

	Ma	Machine code	On anotic a	0	Flag	EXT.	<b>D</b>
	Mnemonic	12 11 10 9 8 7 6 5 4 3 2 1 0	Operation	Cycle	EICZ	mode	Page
SLL	%A	1 0 0 0 0 1 1 1 1 0 0 0 0 A	A (C←D3←D2←D1←D0←0)	1	$\downarrow - \updownarrow \updownarrow$	×	131
	%В	1 0 0 0 0 1 1 1 1 0 1 0 0 E	B (C←D3←D2←D1←D0←0)	1	$\downarrow - \updownarrow \updownarrow$	×	131
	[%X]	1000011100000[	[X] (C←D3←D2←D1←D0←0)	2	$\downarrow - \updownarrow \updownarrow$	0	132
	[%X]+	1000011100001[	[X] (C←D3←D2←D1←D0←0), X ← X+1	2	$\downarrow - \updownarrow \updownarrow$	×	132
	[%Y]	1000011100010[	[Y] (C←D3←D2←D1←D0←0)	2	$\downarrow - \updownarrow \updownarrow$	0	132
	[%Y]+	1000011100011[	[Y] (C←D3←D2←D1←D0←0), Y ← Y+1	2	$\downarrow - \updownarrow \updownarrow$	×	132
SRL	%A	1 0 0 0 0 1 1 1 1 0 0 0 1 <i>A</i>	A $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	1	$\downarrow - \updownarrow \updownarrow$	×	133
	%В	1 0 0 0 0 1 1 1 1 0 1 0 1 E	$B (0 \rightarrow D 3 \rightarrow D 2 \rightarrow D 1 \rightarrow D 0 \rightarrow C)$	1	$\downarrow$ - $\updownarrow$ $\updownarrow$	×	133
	[%X]	1000011100100[	$[X] (0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \updownarrow \updownarrow$	0	134
	[%X]+	1000011100101[	$[X] (0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C), X \leftarrow X+1$	2	$\downarrow - \updownarrow \updownarrow$	×	134
	[%Y]	1000011100110[	$[Y] (0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \updownarrow \updownarrow$	0	134
	[%Y]+	1000011100111[	$[Y] (0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C), Y \leftarrow Y+1$	2	$\downarrow - \updownarrow \updownarrow$	×	134
RL	%A	1 0 0 0 0 1 1 1 1 0 0 1 0 <i>A</i>	A (C←D3←D2←D1←D0←C)	1	$\downarrow - \updownarrow \updownarrow$	×	120
	%В	1 0 0 0 0 1 1 1 1 0 1 1 0 E	B (C←D3←D2←D1←D0←C)	1	$\downarrow - \updownarrow \updownarrow$	×	120
	[%X]	1000011101000[	[X] (C←D3←D2←D1←D0←C)	2	$\downarrow - \updownarrow \updownarrow$	0	121
	[%X]+	1000011101001[	$[X] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C), X \leftarrow X+1$	2	$\downarrow - \updownarrow \updownarrow$	×	121
	[%Y]	1000011101010[	[Y] (C←D3←D2←D1←D0←C)	2	$\downarrow$ - $\updownarrow$ $\updownarrow$	0	121
	[%Y]+	1000011101011[	$[Y] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C), Y \leftarrow Y+1$	2	$\downarrow - \updownarrow \updownarrow$	×	121
RR	%A	1 0 0 0 0 1 1 1 1 0 0 1 1 <i>A</i>	A (C $\rightarrow$ D3 $\rightarrow$ D2 $\rightarrow$ D1 $\rightarrow$ D0 $\rightarrow$ C)	1	$\downarrow - \updownarrow \updownarrow$	×	122
	%В	1 0 0 0 0 1 1 1 1 0 1 1 1 E	B (C→D3→D2→D1→D0→C)	1	$\downarrow - \updownarrow \updownarrow$	×	122
	[%X]	1 0 0 0 0 1 1 1 0 1 1 0 0 [	$[X] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \updownarrow \updownarrow$	0	122
	[%X]+		$[X] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C), X \leftarrow X+1$	2	$\downarrow - \updownarrow \updownarrow$	×	123
	[%Y]	1000011101110[	$[Y] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \updownarrow \updownarrow$	0	122
	[%Y]+	1000011101111[	$[Y] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C), Y \leftarrow Y+1$	2	$\downarrow - \updownarrow \updownarrow$	×	123

#### 8/16-bit operation

	Mnemonic	Machine code Operation	Cycle	Flag	EXT.	Page
	WITEITIONIC	12 11 10 9 8 7 6 5 4 3 2 1 0	Cycle	EICZ	mode	гауе
LDB	%BA,%XL	1 1 1 1 1 1 1 0 0 1 0 0 BA ← XL	1	$\downarrow$	×	107
	%BA,%XH	1 1 1 1 1 1 1 0 0 1 0 0 1 BA ← XH	1	$\downarrow$	×	107
	%BA,%YL	1 1 1 1 1 1 1 0 0 1 0 1 0 BA ← YL	1	$\downarrow$	×	107
	%BA,%YH	1 1 1 1 1 1 1 0 0 1 0 1 1 BA ← YH	1	$\downarrow$	×	107
	%BA,%EXT	1 1 1 1 1 1 1 0 1 0 1 1 X BA - EXT	1	$\downarrow$	×	106
	%BA,%SP1	1 1 1 1 1 1 1 0 0 1 1 0 X BA ← SP1	1	$\downarrow$	×	107
	%BA,%SP2	1 1 1 1 1 1 1 0 0 1 1 1 X BA ← SP2	1	$\downarrow$	×	107
	%BA,imm8	0 1 0 0 1 i7 i6 i5 i4 i3 i2 i1 i0 BA ← imm8	1	$\downarrow$	×	105
	%BA,[%X]+	1 1 1 1 1 1 1 1 0 1 1 0 0 0 A ← [X], B ← [X+1], X ← X+2	2	$\downarrow$	×	106
	%BA,[%Y]+	1 1 1 1 1 1 1 1 0 1 1 0 1 0 A ← [Y], B ← [Y+1], Y ← Y+2	2	$\downarrow$	×	106
LDB	%XL,%BA	1 1 1 1 1 1 1 0 0 0 0 0 0 XL ← BA	1	$\downarrow$	×	110
	%XL,imm8	0 1 0 1 0 i7 i6 i5 i4 i3 i2 i1 i0 XL ← imm8	1	$\downarrow$	0	110
	%XH,%BA	1 1 1 1 1 1 1 0 0 0 0 0 1 XH ← BA	1	$\downarrow$ – – –	×	110
LDB	%YL,%BA	1 1 1 1 1 1 1 0 0 0 0 1 0 YL ← BA	1	$\downarrow$	×	110
	%YL,imm8	0 1 0 1 1 i7 i6 i5 i4 i3 i2 i1 i0 YL ← imm8	1	$\downarrow$	0	110
	%YH,%BA	1 1 1 1 1 1 1 0 0 0 0 1 1 YH ← BA	1	$\downarrow$	×	110
LDB	%EXT,%BA	1 1 1 1 1 1 1 0 1 0 1 0 X EXT ← BA	1	↑ – – –	×	109
	%EXT,imm8	0 1 0 0 0 i7 i6 i5 i4 i3 i2 i1 i0 EXT ← imm8	1	↑ – – –	×	109
LDB	%SP1,%BA	1 1 1 1 1 1 1 0 0 0 1 0 X SP1 ← BA	1	$\downarrow$	×	111
	%SP2,%BA	1 1 1 1 1 1 1 0 0 0 1 1 X SP2 ← BA	1	$\downarrow$	×	111
LDB	[%X]+,%BA	1 1 1 1 1 1 1 1 0 1 1 0 0 1 [X] ← A, [X+1] ← B, X ← X+2	2	$\downarrow$	×	108
	[%X]+,imm8	0 0 0 0 1 i7 i6 i5 i4 i3 i2 i1 i0 [X] ← i3~0, [X+1] ← i7~4, X ← X+2	2	$\downarrow$ – – –	×	108
LDB	[%Y]+,%BA	1 1 1 1 1 1 1 1 0 1 1 0 1 1 [Y] ← A, [Y+1] ← B, Y ← Y+2	2	$\downarrow$	×	108
ADD	%X,%BA	1 1 1 1 1 1 1 0 1 0 0 0 X X ← X+BA	1	$\downarrow \updownarrow$	×	72
	%X,sign8	0 1 1 0 0 s7 s6 s5 s4 s3 s2 s1 s0 X ← X+sign8 (sign8=-128~127)	1	$\downarrow \uparrow$	0	72
	%Y,%BA	1 1 1 1 1 1 1 0 1 0 0 1 X Y ← Y+BA	1	$\downarrow \uparrow$	×	72
	%Y,sign8	0 1 1 0 1 s7 s6 s5 s4 s3 s2 s1 s0 Y ← Y+sign8 (sign8=-128~127)	1	$\downarrow \updownarrow$	0	72
CMP	%X,imm8	0 1 1 1 0 [ FFH - imm8 ] X-imm8 (imm8=0~255)	1	$\downarrow - \uparrow \uparrow$	0	88
	%Y,imm8	0 1 1 1 1 [ FFH - imm8 ] Y-imm8 (imm8=0~255)	1	$\downarrow - \uparrow \uparrow$	0	88
INC	%SP1	1 1 1 1 1 1 1 1 0 1 0 0 SP1 ← SP1+1	1	$\downarrow \uparrow$	×	94
	%SP2	1 1 1 1 1 1 1 1 0 1 1 0 0 SP2 ← SP2+1	1	$\downarrow \uparrow$	×	94
DEC	%SP1	1 1 1 1 1 1 1 1 0 0 0 0 0 SP1 ← SP1-1	1	$\downarrow \uparrow$	×	90
	%SP2	1 1 1 1 1 1 1 1 0 0 1 0 0 SP2 ← SP2-1	1	$\downarrow \uparrow$	×	90

#### Stack operation

Mnemonic			Machine code												Operation			Flag	EXT.	Daga
		12	11	10	9	8	7	6	5	4	3	2	1	0	Operation	Cycle	Е	ICZ	mode	Page
PUSH	%A	1	1	1	1	1	1	1	1	0	0	1	1	1	$[SP2-1] \leftarrow A,  SP2 \leftarrow SP2-1$	1	$\downarrow$		×	117
	%В	1	1	1	1	1	1	1	1	0	0	1	1	0	$[SP2-1] \leftarrow B,  SP2 \leftarrow SP2-1$	1	$\downarrow$		×	117
	%F	1	1	1	1	1	1	1	1	0	0	1	0	1	$[SP2-1] \gets F,  SP2 \gets SP2-1$	1	$\downarrow$		×	117
	%X	1	1	1	1	1	1	1	1	0	0	0	0	1	$([(SP1-1)*4+3]\sim[(SP1-1)*4])\leftarrowX,SP1\leftarrowSP1-1$	1	$\downarrow$		×	118
	%Y	1	1	1	1	1	1	1	1	0	0	0	1	Х	$([(SP1-1)*4+3]\sim[(SP1-1)*4])\leftarrowY,SP1\leftarrowSP1-1$	1	$\downarrow$		×	118
POP	%A	1	1	1	1	1	1	1	1	0	1	1	1	1	$A \leftarrow [SP2], SP2 \leftarrow SP2+1$	1	$\downarrow$		×	116
	%В	1	1	1	1	1	1	1	1	0	1	1	1	0	$B \leftarrow [SP2], SP2 \leftarrow SP2+1$	1	$\downarrow$		×	116
	%F	1	1	1	1	1	1	1	1	0	1	1	0	1	$F \leftarrow [SP2], SP2 \leftarrow SP2+1$	1	$\updownarrow$	$\uparrow \uparrow \uparrow$	×	116
	%X	1	1	1	1	1	1	1	1	0	1	0	0	1	$X \leftarrow ([SP1*4+3]\sim [SP1*4]), SP1 \leftarrow SP1+1$	1	$\downarrow$		×	117
	%Y	1	1	1	1	1	1	1	1	0	1	0	1	Х	$Y \leftarrow ([SP1*4+3]\sim [SP1*4]), SP1 \leftarrow SP1+1$	1	$\downarrow$		×	117

#### Branch control

Masaasia	M	achine code	On continu	0	Flag	EXT.	Dama
winemonic	12 11 10 9 8	3 7 6 5 4 3 2 1 0	Operation	Cycle	EICZ	mode	Page
sign8	00000	) s7 s6 s5 s4 s3 s2 s1 s0	PC ← PC+sign8+1 (sign8=-128~127)	1	$\downarrow$	0	97
%A	1 1 1 1 1	1 1 1 1 1 0 0 0 1	$PC \leftarrow PC+A+1$	1	$\downarrow$	×	95
%BA	1 1 1 1 1	I 1 1 1 1 0 0 0 0	$PC \leftarrow PC+BA+1$	1	$\downarrow$	×	96
[00addr6]	1 1 1 1 1	I 0 1 a5 a4 a3 a2 a1 a0	$PC \leftarrow PC+[00addr6]+1$	2	$\downarrow$	×	96
sign8	0 0 1 0 0	) s7 s6 s5 s4 s3 s2 s1 s0	If C=1 then PC $\leftarrow$ PC+sign8+1 (sign8=-128~127)	1	$\downarrow$	0	97
sign8	0010	l s7 s6 s5 s4 s3 s2 s1 s0	If C=0 then PC $\leftarrow$ PC+sign8+1 (sign8=-128~127)	1	$\downarrow$	0	98
sign8	0 0 1 1 0	) s7 s6 s5 s4 s3 s2 s1 s0	If Z=1 then PC $\leftarrow$ PC+sign8+1 (sign8=-128~127)	1	$\downarrow$	0	99
sign8	0011	l s7 s6 s5 s4 s3 s2 s1 s0	If Z=0 then PC $\leftarrow$ PC+sign8+1 (sign8=-128~127)	1	$\downarrow$	0	98
%Y	1 1 1 1 1	I 1 1 1 1 0 0 1 X	$PC \leftarrow Y$	1	$\downarrow$	×	95
imm8	0001	I i7 i6 i5 i4 i3 i2 i1 i0	([(SP1-1)*4+3]~[(SP1-1)*4]) ← PC+1,	1	$\downarrow$	×	83
			SP1 $\leftarrow$ SP1-1, PC $\leftarrow$ imm8				
sign8	00010	) s7 s6 s5 s4 s3 s2 s1 s0	([(SP1-1)*4+3]~[(SP1-1)*4]) ← PC+1,	1	$\downarrow$	0	82
			$SP1 \leftarrow SP1-1, PC \leftarrow PC+sign8+1 (sign8=-128~127)$				
[00addr6]	1 1 1 1 1	I 0 0 a5 a4 a3 a2 a1 a0	([(SP1-1)*4+3]~[(SP1-1)*4]) ← PC+1,	2	$\downarrow$	Х	82
			SP1 $\leftarrow$ SP1-1, PC $\leftarrow$ PC+[00addr6]+1				
imm6	1 1 1 1 1	I 1 0 i5 i4 i3 i2 i1 i0	[SP2-1] ← F, SP2 ← SP2-1	3	$\downarrow$	х	94
			([(SP1-1)*4+3]~[(SP1-1)*4]) ← PC+1,				
			SP1 $\leftarrow$ SP1-1, PC $\leftarrow$ imm6 (imm6=0100H~013FH)				
	1 1 1 1 1	I 1 1 1 1 1 0 X 0	$PC \leftarrow ([SP1*4+3]\sim [SP1*4]), SP1 \leftarrow SP1+1$	1	$\downarrow$	×	118
	1 1 1 1 1	1 1 1 1 1 0 1 1	$PC \leftarrow ([SP1*4+3]\sim[SP1*4]),  SP1 \leftarrow SP1+1$	2	$\downarrow$	х	120
			$PC \leftarrow PC+1$				
imm8	1000	I i7 i6 i5 i4 i3 i2 i1 i0	$PC \leftarrow ([SP1*4+3]\sim [SP1*4]), SP1 \leftarrow SP1+1$	3	↓	×	119
			$[X] \leftarrow i3 \sim 0, [X+1] \leftarrow i7 \sim 4, X \leftarrow X+2$				
	1 1 1 1 1	I 1 1 1 1 1 0 0 1	PC ← ([SP1*4+3]~[SP1*4]), SP1 ← SP1+1	2	$\uparrow \uparrow \uparrow \uparrow \uparrow$	×	119
			$F \leftarrow [SP2], SP2 \leftarrow SP2+1$				
	%A         %BA         [00addr6]         sign8         sign8         sign8         %Y         imm8         sign8         [00addr6]         imm6	Mnemonic         12         11         10         9         8           sign8         0	12       11       10       9       8       7       6       5       4       3       2       1       0         sign8       0       0       0       0       57       56       55       sig s2       s1       0         %A       1       1       1       1       1       1       1       1       1       0       0       0       1         %BA       1       1       1       1       1       1       1       1       1       1       0       0       0       1         %BA       1       1       1       1       1       1       1       1       1       1       0       <	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

#### System control

	Mnemonic					Ma	acł	nir	ne	С	bc	е						Operation	Cycle		Flag	EXT.	Page
	Milemonic	12	11	10	9	8	7	1	6	5	4	3	3	2	1		0	Operation	Cycle	Е	ICZ	mode	гаус
HALT		1	1	1	1	1	1		1	1	1	1	1	1	0	)	0	Halt	2	$\downarrow$		×	92
SLP		1	1	1	1	1	1		1	1	1	1	1	1	0	)	1	Sleep	2	$\downarrow$		×	133
NOP		1	1	1	1	1	1		1	1	1	1	1	1	1		Х	No operation (PC $\leftarrow$ PC+1)	1	$\downarrow$		×	111

- Note: The extended addressing (combined with the E flag) is available only for the instructions indicated with ○ in the EXT. mode row. Operation of other instructions (indicated with ×) cannot be guaranteed, therefore do not write data to the EXT register or do not set the E flag immediately before those instructions.
  - X in the machine code row indicates that the bit is valid even though it is "0" or "1", but the assembler generates it as "0". When entering the code directly, such as for debugging, "0" should be entered.

## 4.2.4 List in alphabetical order

	Mnemonic	Machine code	Operation	Cycle	Flag E I C Z	EXT. mode	Page
ADC	%A,%A	1 1 0 0 1 1 1 1 1 0 0 0 X		1	↓ - ¢ ¢	×	61
	%A,%B	1 1 0 0 1 1 1 1 1 0 0 1 X		1	$\downarrow - \uparrow \uparrow$	×	61
	%A.imm4	1 1 0 0 1 1 1 0 0 i3 i2 i1 i0		1	$\downarrow - \uparrow \uparrow$	×	61
	%A,[%X]	1 1 0 0 1 1 1 1 0 0 0 0 0		1	$\downarrow - \uparrow \uparrow$	Ô	62
	%A,[%X]+	1 1 0 0 1 1 1 1 0 0 0 0 1		1	$\downarrow - \uparrow \uparrow$	×	62
	%A,[%Y]	1 1 0 0 1 1 1 1 0 0 0 1 0		1	$\downarrow - \uparrow \uparrow$	Ô	62
	%A,[%Y]+	1 1 0 0 1 1 1 1 0 0 0 1 1		1	$\downarrow - \uparrow \uparrow$	-	62
	%A,[%T]+ %B,%A	1 1 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 1 X		1	$\downarrow - \downarrow \downarrow$	×	61
	%B,%A,n4	1 0 0 0 0 1 1 0 1 [10H-n4]		2	$\downarrow - \uparrow \uparrow$		
						×	65
	%B,%B	1 1 0 0 1 1 1 1 1 0 1 1 X		1	$\downarrow - \uparrow \uparrow$	×	61
	%B,imm4	1 1 0 0 1 1 1 0 1 i3 i2 i1 i0		1	$\downarrow - \uparrow \uparrow$	×	61
	%B,[%X]	1 1 0 0 1 1 1 1 0 0 1 0 0		1	$\downarrow - \uparrow \uparrow$	0	62
	%B,[%X],n4	1 1 1 0 1 1 1 0 0 [10H-n4]		2	$\downarrow - \uparrow \uparrow$	0	65
	%B,[%X]+	1 1 0 0 1 1 1 1 0 0 1 0 1		1	$\downarrow - \uparrow \uparrow$	×	62
	%B,[%X]+,n4		$B \leftarrow N$ 's adjust (B+[X]+C), X $\leftarrow$ X+1	2	$\downarrow - \uparrow \uparrow$	×	66
	%B,[%Y]	1 1 0 0 1 1 1 1 0 0 1 1 0	$B \leftarrow B\text{+}[Y]\text{+}C$	1	$\downarrow - \uparrow \uparrow$	0	62
	%B,[%Y],n4	1 1 1 0 1 1 1 1 0 [10H-n4]		2	$\downarrow - \uparrow \uparrow$	0	65
	%B,[%Y]+	1 1 0 0 1 1 1 1 0 0 1 1 1	$B \leftarrow B+[Y]{+}C,Y \leftarrow Y{+}1$	1	$\downarrow - \uparrow \uparrow$	×	62
	%B,[%Y]+,n4	1 1 1 0 1 1 1 1 1 [10H-n4]	$B \leftarrow N$ 's adjust (B+[Y]+C), Y $\leftarrow$ Y+1	2	$\downarrow - \uparrow \uparrow$	×	66
	[%X],%A	1 1 0 0 1 1 1 1 0 1 0 0 0	$[X] \leftarrow [X] + A + C$	2	$\downarrow - \uparrow \uparrow$	0	63
	[%X],%B	1 1 0 0 1 1 1 1 0 1 1 0 0	$[X] \leftarrow [X]+B+C$	2	$\downarrow - \uparrow \uparrow$	0	63
	[%X],%B,n4	1 1 1 0 1 0 1 0 0 [10H-n4]	$[X] \leftarrow N's adjust ([X]+B+C)$	2	$\downarrow - \uparrow \uparrow$	0	66
	[%X],imm4	1 1 0 0 1 1 0 0 0 i3 i2 i1 i0	[X] ← [X]+imm4+C	2	$\downarrow - \uparrow \uparrow$	0	64
	[%X],0,n4	1 1 1 0 1 0 0 0 0 [10H-n4]		2	$\downarrow - \uparrow \uparrow$	0	67
	[%X]+,%A	1 1 0 0 1 1 1 1 0 1 0 0 1		2	$\downarrow - \uparrow \uparrow$	X	63
	[%X]+,%B	1 1 0 0 1 1 1 1 0 1 1 0 1		2	$\downarrow - \uparrow \uparrow$	×	63
	[%X]+,%B,n4		$[X] \leftarrow N's adjust ([X]+B+C), X \leftarrow X+1$	2	$\downarrow - \uparrow \uparrow$	×	67
	[%X]+,imm4	1 1 0 0 1 1 0 0 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	64
	[%X]+,0,n4		$[X] \leftarrow N's adjust ([X]+0+C), X \leftarrow X+1$	2	$\downarrow - \uparrow \uparrow$	×	68
	[%Y],%A	1 1 0 0 1 1 1 1 0 1 0 1 0		2	$\downarrow - \uparrow \uparrow$	Ô	63
	[%Y],%B	1 1 0 0 1 1 1 1 0 1 1 1 0		2	$\downarrow - \uparrow \uparrow$	0	63
	[%Y],%B,n4	1 1 0 0 1 0 1 1 0 [10H-n4]		2	$\downarrow - \uparrow \uparrow$	0	66
				2	$\downarrow - \uparrow \uparrow$		
	[%Y],imm4			-		0	64
	[%Y],0,n4	1 1 1 0 1 0 0 1 0 [10H-n4]		2	$\downarrow - \uparrow \uparrow$	0	67
	[%Y]+,%A	1 1 0 0 1 1 1 1 0 1 0 1 1		2	$\downarrow - \uparrow \uparrow$	×	63
	[%Y]+,%B	1 1 0 0 1 1 1 1 0 1 1 1 1		2	$\downarrow - \uparrow \uparrow$	×	63
	[%Y]+,%B,n4		$[Y] \leftarrow N's adjust ([Y]+B+C), Y \leftarrow Y+1$	2	$\downarrow - \uparrow \uparrow$	×	67
	[%Y]+,imm4	1 1 0 0 1 1 0 1 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	64
	[%Y]+,0,n4		$[Y] \leftarrow N$ 's adjust ( $[Y]$ +0+C), Y $\leftarrow$ Y+1	2	$\downarrow - \uparrow \uparrow$	×	67
ADD	%A,%A	1 1 0 0 1 0 1 1 1 0 0 0 X		1	$\downarrow - \uparrow \uparrow$	×	68
	%A,%B	1 1 0 0 1 0 1 1 1 0 0 1 X		1	$\downarrow - \uparrow \uparrow$	×	68
	%A,imm4	1 1 0 0 1 0 1 0 0 i3 i2 i1 i0	$A \leftarrow A+imm4$	1	$\downarrow - \uparrow \uparrow$	×	69
	%A,[%X]	1 1 0 0 1 0 1 1 0 0 0 0 0		1	$\downarrow - \uparrow \uparrow$	0	69
	%A,[%X]+	1 1 0 0 1 0 1 1 0 0 0 0 1		1	$\downarrow - \uparrow \uparrow$	×	70
	%A,[%Y]	1 1 0 0 1 0 1 1 0 0 0 1 0		1	$\downarrow - \uparrow \uparrow$	0	69
	%A,[%Y]+	1 1 0 0 1 0 1 1 0 0 0 1 1	$A \leftarrow A+[Y], Y \leftarrow Y+1$	1	$\downarrow - \uparrow \uparrow$	×	70
	%B,%A	1 1 0 0 1 0 1 1 1 0 1 0 X	B ← B+A	1	$\downarrow - \uparrow \uparrow$	×	68
	%B,%B	1 1 0 0 1 0 1 1 1 0 1 1 X	$B \leftarrow B + B$	1	$\downarrow - \uparrow \uparrow$	×	68
	%B,imm4	1 1 0 0 1 0 1 0 1 i3 i2 i1 i0	$B \leftarrow B+imm4$	1	$\downarrow - \uparrow \uparrow$	×	69
	%B,[%X]	1 1 0 0 1 0 1 1 0 0 1 0 0		1	$\downarrow - \uparrow \uparrow$	0	69
	%B,[%X]+	1 1 0 0 1 0 1 1 0 0 1 0 1		1	$\downarrow - \uparrow \uparrow$	×	70
	%B,[%Y]	1 1 0 0 1 0 1 1 0 0 1 1 0		1	$\downarrow - \uparrow \uparrow$	0	69
	%B,[%Y]+	1 1 0 0 1 0 1 1 0 0 1 1 1		1	$\downarrow - \uparrow \uparrow$	×	70
	%X,%BA	1 1 1 1 1 1 1 1 0 1 0 0 X		1	$\downarrow \uparrow$	×	72
	%X,sign8		X ← X+sign8 (sign8=-128~127)	1	$\downarrow \uparrow$	Ô	73
	%Y,%BA	1 1 1 1 1 1 1 1 0 1 0 0 1 X		1	$\downarrow \uparrow$	×	72
	%Y,sign8		Y ← Y+sign8 (sign8=-128~127)	1	$\downarrow \downarrow$	Ô	73
	[%X],%A	1 1 0 0 1 0 1 1 0 1 0 0 0	$[X] \leftarrow [X] + A$	2	$\downarrow - \downarrow \downarrow$	0	70
	[%X],%B	1 1 0 0 1 0 1 1 0 1 0 0 0		2	$\downarrow - \uparrow \uparrow$	0	70
L	[/0/1], /0D	<u>1                                      </u>	ן נאן ג= נאןדט	<u> </u>	<b>*</b> - ↓ ↓		10

	Mnemonic	Machine code	Operation	Cycle	Flag E I C Z	EXT. mode	Page
ADD	[%X],imm4	1 1 0 0 1 0 0 0 0 i3 i2 i1 i0	) [X] ← [X]+imm4	2	$\downarrow - \uparrow \uparrow$	0	71
	[%X]+,%A	1 1 0 0 1 0 1 1 0 1 0 0 1	$[X] \leftarrow [X]+A, X \leftarrow X+1$	2	$\downarrow - \uparrow \uparrow$	×	71
	[%X]+,%B	1 1 0 0 1 0 1 1 0 1 1 0 1		2	$\downarrow - \uparrow \uparrow$	×	71
	[%X]+,imm4	1 1 0 0 1 0 0 0 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	72
	[%Y],%A	1 1 0 0 1 0 1 1 0 1 0 1 0		2	$\downarrow - \uparrow \uparrow$	0	70
	[%Y],%B	1 1 0 0 1 0 1 1 0 1 1 1 0		2	$\downarrow - \uparrow \uparrow$	0	70
	[%Y],imm4	1 1 0 0 1 0 0 1 0 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	0	71
	[%Y]+,%A	1 1 0 0 1 0 1 1 0 1 0 1 1		2	$\downarrow - \uparrow \uparrow$	×	71
	[%Y]+,%B	1 1 0 0 1 0 1 1 0 1 1 1 1		2	$\downarrow - \uparrow \uparrow$	×	71
	[%Y]+,imm4	1 1 0 0 1 0 0 1 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	72
AND	%A,%A	1 1 0 1 0 0 1 1 1 0 0 0 X		1	$\downarrow \uparrow$	×	73
/	%A,%B	1 1 0 1 0 0 1 1 1 0 0 1 X		1	$\downarrow \uparrow$	×	73
	%A,imm4	1 1 0 1 0 0 1 0 0 i3 i2 i1 i0		1	$\downarrow \downarrow$	×	74
	%A,[%X]	1 1 0 1 0 0 1 1 0 0 0 0			$\downarrow \downarrow$	0	75
	%A,[%X]+	1 1 0 1 0 0 1 1 0 0 0 0 1		1	$\downarrow \uparrow$	×	75
	%A,[%Y]	1 1 0 1 0 0 1 1 0 0 0 1 0		1	$\downarrow \uparrow$	Ô	75
	%A,[%Y]+	1 1 0 1 0 0 1 1 0 0 0 1 1		1	$\downarrow \downarrow$	×	75
	%B,%A	1 1 0 1 0 0 1 1 1 0 1 0 X		1	$\downarrow \uparrow$	×	73
	%B,%B	1 1 0 1 0 0 1 1 1 0 1 1 >		1	$\downarrow \downarrow$	×	73
	%B,imm4	1 1 0 1 0 0 1 0 1 i3 i2 i1 i0		1	$\downarrow \uparrow$	×	74
	%B,[%X]	1 1 0 1 0 0 1 1 0 0 1 0 0		1	$\downarrow \downarrow$	Ô	75
	%B,[%X]+	1 1 0 1 0 0 1 1 0 0 1 0 1		1	$\downarrow \downarrow$	×	75
		1 1 0 1 0 0 1 1 0 0 1 1 0		1	$\downarrow \downarrow$	Ô	75
	%B,[%Y] %B,[%Y]+	1 1 0 1 0 0 1 1 0 0 1 1 1		1	$\downarrow \downarrow$	×	75
				1	$\downarrow \downarrow \downarrow \downarrow \downarrow$		75
	%F,imm4					×	
	[%X],%A	1 1 0 1 0 0 1 1 0 1 0 0 0		2	$\frac{\downarrow \uparrow}{\downarrow \uparrow}$	0	76
	[%X],%B			2	•	0	76
	[%X],imm4	1 1 0 1 0 0 0 0 0 i3 i2 i1 i0		2	$\downarrow \updownarrow$	0	77
	[%X]+,%A	1       1       0       1       0       1       1       0       1       1         1       1       0       1       0       0       1       1       0		2	$\frac{\downarrow \uparrow}{\downarrow \uparrow}$	×	76
	[%X]+,%B				$\downarrow \downarrow$ $\downarrow \downarrow$	×	76
	[%X]+,imm4			2		×	77
	[%Y],%A			2	$\downarrow \uparrow$	0	76
	[%Y],%B			2	$\downarrow \uparrow$	0	76
	[%Y],imm4	1 1 0 1 0 0 0 1 0 i3 i2 i1 i0		2	$\downarrow \updownarrow$	0	77
	[%Y]+,%A	1 1 0 1 0 0 1 1 0 1 0 1 1		2	$\downarrow \uparrow$	×	76
	[%Y]+,%B			2	$\downarrow \updownarrow$	×	76
DIT	[%Y]+,imm4			2	$\downarrow \updownarrow$	×	77
BIT	%A,%A	1 1 0 1 0 1 1 1 1 0 0 0 2		1	$\downarrow \uparrow$	×	78
	%A,%B			1	$\downarrow \uparrow$	×	78
	%A,imm4			1	$\downarrow \uparrow$	×	78
	%A,[%X]	1 1 0 1 0 1 1 1 0 0 0 0 0		1	$\downarrow \uparrow$	0	79
	%A,[%X]+	1 1 0 1 0 1 1 1 0 0 0 0 1		1	$\downarrow \uparrow$	×	79
	%A,[%Y]	1 1 0 1 0 1 1 1 0 0 0 1 0		1	$\downarrow \uparrow$	0	79
	%A,[%Y]+	1 1 0 1 0 1 1 1 0 0 0 1 1		1	$\downarrow \uparrow$	×	79
	%B,%A	1 1 0 1 0 1 1 1 1 0 1 0 >		1	$\downarrow \uparrow$	×	78
	%B,%B	1 1 0 1 0 1 1 1 1 0 1 1 >		1	$\downarrow \uparrow$	×	78
	%B,imm4	1 1 0 1 0 1 1 0 1 i3 i2 i1 i0		1	$\downarrow \uparrow$	×	78
	%B,[%X]	1 1 0 1 0 1 1 1 0 0 1 0 0		1	$\downarrow \uparrow$	0	79
	%B,[%X]+	1 1 0 1 0 1 1 1 0 0 1 0 1		1	$\downarrow \uparrow$	×	79
	%B,[%Y]	1 1 0 1 0 1 1 1 0 0 1 1 0		1	$\downarrow \uparrow$	0	79
	%B,[%Y]+	1 1 0 1 0 1 1 1 0 0 1 1 1		1	$\downarrow \uparrow$	×	79
	[%X],%A	1 1 0 1 0 1 1 1 0 1 0 0 0		1	$\downarrow \uparrow$	0	80
	[%X],%B	1 1 0 1 0 1 1 1 0 1 1 0 0		1	$\downarrow \uparrow$	0	80
	[%X],imm4	1 1 0 1 0 1 0 0 0 i3 i2 i1 i0		1	$\downarrow \uparrow$	0	81
	[%X]+,%A	1 1 0 1 0 1 1 1 0 1 0 0 1		1	$\downarrow \uparrow$	×	80
	[%X]+,%B	1 1 0 1 0 1 1 1 0 1 1 0 1		1	$\downarrow \uparrow$	×	80
	[%X]+,imm4	1 1 0 1 0 1 0 0 1 i3 i2 i1 i0		1	$\downarrow \uparrow$	×	81
	[%Y],%A	1 1 0 1 0 1 1 1 0 1 0 1 0		1	$\downarrow \uparrow$	0	80
	[%Y],%B	1 1 0 1 0 1 1 1 0 1 1 1 0		1	$\downarrow \uparrow$	0	80

	Mnemonic	12	11	10			hin	_		_	3	2	1 0	Operation		Cycle	F	F	lag C Z	EXT mod	- 1 F	Page
BIT	[%Y],imm4													  [Y]∧imm4		1			- 1		6	81
DIT	[%Y]+,%A													$[Y] \land A, Y \leftarrow Y+1$		1	_		- 1			80
	[%Y]+,%B												1 1			1			- 1			80
	[%Y]+,imm4	-				-				+-				$[Y] \land imm4, Y \leftarrow Y+1$		1	-		- 1	_		81
CALR	[00addr6]	-				_				+				$([(SP1-1)*4+3]~[(SP1-1)*4]) \leftarrow PC+1,$		2				×		82
OALIN	[00addro]	'	'		'		5 0	/ a	Ja	Ta.	100	a2 (	ara	$SP1 \leftarrow SP1-1, PC \leftarrow PC+[00addr6]+1$		2	ľ					02
CALR	sign8	0	0	0	1	0	7 cl	6 0	5.c/	1 6	.2.	<u>~</u> 2	-1 c(	$([(SP1-1)*4+3] \sim [(SP1-1)*4]) \leftarrow PC+1,$		1				0	-	82
UALK	SIGILO	0	0	0	'		1 5	0.5	5 24	*  <b></b> ,	503	52 3	51 50	$[((3F1-1)*4+3] \sim [(3F1-1)*4]) \leftarrow FC+1,$ SP1 $\leftarrow$ SP1-1, PC $\leftarrow$ PC+sign8+1 (sign8=-128)	107)	'	ľ	_				02
CALZ	imm8	0	0	0	1	1 ;	7 16	5 i <i>F</i>	5 14		2	12	1 10	$([(SP1-1)*4+3] \sim [(SP1-1)*4]) \leftarrow PC+1,$	~127)	1	↓	—		×		83
CALZ	1111110	0	0	0	I	' '	/ 10	5 10	) 14		3			$[((3F1-1)*4+3] \sim [(3F1-1)*4]) \leftarrow FC+1,$ SP1 $\leftarrow$ SP1-1, PC $\leftarrow$ imm8			<b> </b> ↓	_				03
CLR	[00addrClimm2	4	0	4	0	<u> </u>	4 :0		5.0/	10		- 0.4	1 0(	,		2		—	1		_	0.2
ULK	[00addr6],imm2	_				_				-				[00addr6] ← [00addr6]∧not (2 <sup>imm2</sup> ) [FFaddr6] ← [FFaddr6]∧not (2 <sup>imm2</sup> )		2			<u>-</u> ↓ - ↓		_	83 83
CMD	[FFaddr6],imm2	_		_	_	_		_		-	_			A-A		2	-	_	<u> </u>	-		
CMP	%A,%A	-	_	_		-				+	_						-			-		84
	%A,%B	_				_				_				A-B		1					_	84
	%A,imm4	_		_	_	_		_		-	_			A-imm4		1	-	_	1 1 1 1		_	84
	%A,[%X]													A-[X]		1	-		<u></u>	_		85
	%A,[%X]+													A-[X], X ← X+1		1					_	85
	%A,[%Y]													A-[Y]		1	-		1 1 1	-		85
	%A,[%Y]+	-								-				$A-[Y], Y \leftarrow Y+1$		1						85
	%B,%A	_				_				_				B-A		1			1		_	84
	%B,%B	_		_		_				_	_			B-B		1	_		· ↓ 1	_		84
	%B,imm4	-				_				-				B-imm4		1			1	-		84
	%B,[%X]	_				_				_				B-[X]		1	-		11	_		85
	%B,[%X]+	_		_		_				_	_			B-[X], X ← X+1		1	-	_	1			85
	%B,[%Y]	-	_			_				-				B-[Y]		1	-		1	-		85
	%B,[%Y]+	-				_				_	_			B-[Y], Y ← Y+1		1			11			85
	%X,imm8	_				_				_	_		]			1	-	_	11	_		88
	%Y,imm8		1						٠H					- (		1			1			88
	[%X],%A													[X]-A		1			11			86
	[%X],%B													[X]-B		1	-	_	11			86
	[%X],imm4													[X]-imm4		1	$\downarrow$	_	11	0		87
	[%X]+,%A													[X]-A, X ← X+1		1			11			86
	[%X]+,%B												0 1			1	-	_	11			86
	[%X]+,imm4	1	1	1	1	0	) (	) (	) 1	i	<b>3</b> i	i2 i	i1 iC	[X]-imm4, X ← X+1		1	$\downarrow$	_	11	×		87
	[%Y],%A	1	1	1	1	0	) 1	1	0	1	1	0	1 0	[Y]-A		1	$\downarrow$	-	11	0		86
	[%Y],%B													[Y]-B		1	$\downarrow$	-	11	0		86
	[%Y],imm4	1	1	1	1	0	) (	) 1	0	i3	3	i2 i	i1 iC	[Y]-imm4		1	↓	-	11	0		87
	[%Y]+,%A	1	1	1	1	0	) 1	1	0	1	1	0	1 1	[Y]-A, Y ← Y+1		1	$\downarrow$	_	11	×		86
	[%Y]+,%B	1	1	1	1	0	) 1	1	0	1	1	1	1 1	[Y]-B, Y ← Y+1		1	↓	-	11	×		86
	[%Y]+,imm4	1	1	1	1	0	) (	) 1	1	i3	3 i	i2 i	i1 iC	) [Y]-imm4, Y ← Y+1		1	↓	-	11	×		87
DEC	%SP1	1	1	1	1	1	1 1	1	0	0	0	0	0 0	$SP1 \leftarrow SP1-1$		1	↓	_	- 1	×		90
	%SP2	1	1	1	1	1	1 1	1	0	0	0	1	0 0	$SP2 \leftarrow SP2-1$		1	↓	-	- 1	×		90
	[%X],n4	1	1	1	0	0	1 0	) (	0 (	n	18	n2 r	11 n(	) [X] ← N's adjust ([X]-1)		2	↓	_	11	0		89
	[%X]+,n4													$[X] \leftarrow N's adjust ([X]-1), X \leftarrow X+1$		2			11			89
	[%Y],n4													$[Y] \leftarrow N's adjust ([Y]-1)$		2			11			89
	[%Y]+,n4	-				_				+-				$[Y] \leftarrow N's adjust ([Y]-1), Y \leftarrow Y+1$		2			11			89
	[00addr6]													[00addr6] ← [00addr6]-1		2	-		11	-		88
EX	%A,%B			_	_			_		_	_			$A \leftrightarrow B$		1	-	_		-		90
-	%A,[%X]	-				_				+-				$A \leftrightarrow [X]$		2	-			_	+	91
	%A,[%X]+													$A \leftrightarrow [X], X \leftarrow X+1$		2				-	+	91
	%A,[%Y]													$A \leftrightarrow [Y]$		2		_		Ô	+	91
	%A,[%Y]+	_				_				-				$A \leftrightarrow [Y], Y \leftarrow Y+1$		2	-	_		-		91
	%B,[%X]	-				_				_				$B \leftrightarrow [X]$		2	<u>.</u>			1	+	91
	%B,[%X]+													$B \leftrightarrow [X], X \leftarrow X+1$		2	-			× ×	+	91
	%B,[%X]+ %B,[%Y]													$B \leftrightarrow [X], X \leftarrow X + 1$ $B \leftrightarrow [Y]$		2	-				+	91
														$B \leftrightarrow [Y], Y \leftarrow Y+1$		2					+	
	%B,[%Y]+	-				_				+-	_					2	÷ .			×	+	91
HALT	0/ 001													Halt SP1 $\leftarrow$ SP1+1					·	×	+	92
INC	%SP1													$SP1 \leftarrow SP1+1$ $SP2 \leftarrow SP2+1$		1	-		<u> </u>	-	+	94
	%SP2	11	1	1	1	1	1	1	0	11	1	1	υυ	J 3F2 ← 3F2+1		1	↓	_	- 1	×		94

	Mnemonic	Machine code	Operation Cyc	le Flag E I C Z	EXT. mode	Page
INC	[%X],n4	1 1 0 1 1 0 0 0 [10H-n4] [X] ← N's ad	ljust ([X]+1) 2			93
	[%X]+,n4	1 1 0 1 1 0 0 1 [10H-n4] [X] ← N's ad				93
	[%Y],n4	1 1 0 1 1 0 1 0 [10H-n4] [Y] ← N's ad				93
	[%Y]+,n4	1 1 0 1 1 0 1 1 [10H-n4] [Y] ← N's ad			-	93
	[00addr6]	0 0 0 0 0 1 a5a4a3a2a1a0 [00addr6] ←				92
INT	imm6	1 1 1 1 1 0 i5 i4 i3 i2 i1 i0 [SP2-1] ← F			X	94
			-3]~[(SP1-1)*4]) ← PC+1,	Ť		54
			, PC $\leftarrow$ imm6 (imm6=0100H~013FH)			
JP	%Y	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	, PC ← IIIIIIio (IIIIIIio=0100⊓~013F⊓) 1			05
						95
JR	%A	$1 1 1 1 1 1 1 1 1 0 0 0 1 PC \leftarrow PC+A$				95
	%BA	$1 1 1 1 1 1 1 1 1 0 0 0 0 PC \leftarrow PC+B$			×	96
	sign8	$0 \ 0 \ 0 \ 0 \ s7 \ s6 \ s5 \ s4 \ s3 \ s2 \ s1 \ s0 \ PC \leftarrow PC+s$	<b>,</b>			97
	[00addr6]	1 1 1 1 0 1 a5a4 a3a2a1a0 PC $\leftarrow$ PC+[0]				96
JRC	sign8	0 1 0 0 s7 s6 s5 s4 s3 s2 s1 s0 If C=1 then P0			0	97
JRNC	sign8	0 1 0 1 s7 s6 s5 s4 s3 s2 s1 s0 If C=0 then P0				98
JRNZ	sign8	0 1 1 1 s7 s6 s5 s4 s3 s2 s1 s0 If Z=0 then P0	C ← PC+sign8+1 (sign8=-128~127) 1		0	98
JRZ	sign8	0 1 1 0 s7 s6 s5 s4 s3 s2 s1 s0 If Z=1 then PC	C ← PC+sign8+1 (sign8=-128~127) 1	$\downarrow$	0	99
LD	%A,%A	1 1 1 0 1 1 1 1 0 0 0 0 A ← A	1	$\downarrow$ – – –	×	99
	%A,%B	1 1 1 0 1 1 1 1 0 0 1 0 A ← B	1	↓	×	99
	%A,%F	1 1 1 1 1 1 1 1 0 1 1 0 A ← F	1	↓	×	99
	%A,imm4	1 1 1 0 1 1 0 0 i3 i2 i1 i0 A ← imm4	1	↓	×	100
	%A,[%X]	1 1 1 0 1 1 1 0 0 0 0 0 A ← [X]	1			100
	%A,[%X]+	1 1 1 0 1 1 1 0 0 0 0 1 A ← [X], X ←			×	101
	%A,[%Y]	$\begin{array}{c} 1 & 1 & 0 \\ 1 & 1 & 0 \\ \end{array}$	1			100
	%A,[%Y]+	$1 1 1 0 1 1 1 0 0 0 1 1 A \leftarrow [Y], Y \leftarrow$				100
	%A,[%1]+ %B,%A	1 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	- 1 - 1 - 1	-	×	99
	%B,%A %B,%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			99
	,					
	%B,imm4	$1 1 1 0 1 1 0 1 i3 i2 i1 i0 B \leftarrow imm4$	1		-	100
	%B,[%X]	1 1 1 0 1 1 1 0 0 1 0 0 B ← [X]	1	-	0	100
	%B,[%X]+	1 1 1 0 1 1 1 0 0 1 0 1 B (X), X (		-		101
	%B,[%Y]	$1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1$	1		-	100
	%B,[%Y]+	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		-	×	101
	%F,%A	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ F \leftarrow A$	1		-	99
	%F,imm4	0 0 0 0 1 0 1 1 i3 i2 i1 i0 F ← imm4	1		×	100
	[%X],%A	1 1 1 0 1 1 1 0 1 0 0 0 [X] ← A	1	-	0	101
	[%X],%B	1 1 1 0 1 1 1 0 1 1 0 0 [X] ← B	1	$\downarrow$	0	101
	[%X],imm4	1 1 1 0 1 0 0 0 i3 i2 i1 i0 [X] ← imm4	1	↓	0	102
	[%X],[%Y]	1 1 1 0 1 1 1 1 1 0 1 0 [X] ← [Y]	2	↓	×	103
	[%X],[%Y]+	1 1 1 0 1 1 1 1 1 0 1 1 [X] ← [Y], Y	← Y+1 2	↓	×	104
	[%X]+,%A	1 1 1 0 1 1 1 0 1 0 0 1 [X] - A, X -		↓	×	102
	[%X]+,%B	1 1 1 0 1 1 1 0 1 1 0 1 [X] ← B, X ←			×	102
	[%X]+,imm4	1 1 1 0 1 0 0 1 i3 i2 i1 i0 [X] ← imm4,				103
	[%X]+,[%Y]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1		104
	[%X]+,[%Y]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				104
	[%Y],%A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				100
	[%Y],%B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	-		101
	[%Y],imm4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1			101
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2			
	[%Y],[%X]					103
	[%Y],[%X]+	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				104
	[%Y]+,%A	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			×	102
	[%Y]+,%B	1 1 1 0 1 1 1 0 1 1 1 1 [Y] ← B, Y ←				102
	[%Y]+,imm4	$1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ i3 \ i2 \ i1 \ i0 \ [Y] \leftarrow imm4,$			×	103
	[%Y]+,[%X]	$1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0$			×	104
	[%Y]+,[%X]+	$1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ [Y] \leftarrow [X], Y$	$\leftarrow Y+1, X \leftarrow X+1 \qquad 2$	$\downarrow$	×	105
LDB	%BA,%EXT	1 1 1 1 1 1 0 1 0 1 1 X BA ← EXT	1	$\downarrow$	×	106
	%BA,%SP1	1 1 1 1 1 1 0 0 1 1 0 X BA ← SP1	1	↓	×	107
	%BA,%SP2	1 1 1 1 1 1 0 0 1 1 1 X BA ← SP2	1	↓	×	107
	%BA,%XH	1 1 1 1 1 1 0 0 1 0 0 1 BA ← XH	1		×	107
			-		1	107

	Mnemonic	Machine code           12         11         10         9         8         7         6         5         4         3         2         1         0	Operation	Cycle	Flag E I C Z	EXT. mode	Page
LDB	%BA,%YH	1 1 1 1 1 1 1 1 0 0 1 0 1 1 B	$A \leftarrow YH$	1	$\downarrow$	×	107
	%BA,%YL	1 1 1 1 1 1 1 1 0 0 1 0 1 0 B		1	↓	×	107
	%BA,imm8	0 1 0 0 1 i7 i6 i5 i4 i3 i2 i1 i0 B/	$A \leftarrow imm8$	1	$\downarrow$	×	105
	%BA,[%X]+	1 1 1 1 1 1 1 0 1 1 0 0 0 A		2	$\downarrow$	×	106
	%BA,[%Y]+	1 1 1 1 1 1 1 0 1 1 0 1 0 A		2	$\downarrow$	×	106
	%EXT,%BA	1 1 1 1 1 1 1 0 1 0 1 0 X E		1	↑	×	109
	%EXT,imm8	0 1 0 0 0 i7 i6 i5 i4 i3 i2 i1 i0 E		1	↑ <u> </u>	×	109
	%SP1,%BA	1 1 1 1 1 1 1 0 0 0 1 0 X SI		1	↓	×	111
	%SP2,%BA	1 1 1 1 1 1 1 0 0 0 1 1 X SI		1	↓ <b>- - -</b>	×	111
	%XH,%BA	1 1 1 1 1 1 1 0 0 0 0 0 1 XI		1	↓	×	110
	%XL,%BA	1 1 1 1 1 1 1 0 0 0 0 0 0 XI		1	↓	×	110
	%XL,imm8	0 1 0 1 0 i7 i6 i5 i4 i3 i2 i1 i0 XI		1	↓	0	110
	%YH,%BA	1 1 1 1 1 1 1 1 0 0 0 0 1 1 Y		1	$\stackrel{\vee}{\downarrow}$	×	110
	%YL,%BA	1 1 1 1 1 1 1 0 0 0 0 1 0 YI		1	↓ ↓	×	110
	%YL,imm8	0 1 0 1 1 1 i7 i6 i5 i4 i3 i2 i1 i0 YI		1	$\downarrow$	Ô	110
	[%X]+,%BA	1 1 1 1 1 1 1 1 0 1 1 0 0 1 [X		2	$\downarrow$	×	108
				2			
	[%X]+,imm8	0 0 0 0 1 i7 i6 i5 i4 i3 i2 i1 i0 [X		2	$\downarrow$ $\downarrow$	×	108
NOP	[%Y]+,%BA			2	$\downarrow$	×	108
	0/ 0. 0/ 0		· · · · · · · · · · · · · · · · · · ·	-		×	111
OR	%A,%A	1 1 0 1 1 0 1 1 1 0 0 0 X A		1	$\downarrow \uparrow$	×	112
	%A,%B	1 1 0 1 1 0 1 1 1 0 0 1 X A		1	$\downarrow \uparrow$	×	112
	%A,imm4	1 1 0 1 1 0 1 0 0 i3 i2 i1 i0 A		1	$\downarrow \uparrow$	×	112
	%A,[%X]	1 1 0 1 1 0 1 1 0 0 0 0 0 A		1	$\frac{\downarrow \updownarrow}{\downarrow}$	0	113
	%A,[%X]+	1 1 0 1 1 0 1 1 0 0 0 0 1 A		1	$\downarrow \uparrow$	×	114
	%A,[%Y]	1 1 0 1 1 0 1 1 0 0 0 1 0 A		1	$\downarrow \uparrow$	0	113
	%A,[%Y]+	1 1 0 1 1 0 1 1 0 0 0 1 1 A		1	$\downarrow \uparrow$	×	114
	%B,%A	1 1 0 1 1 0 1 1 1 0 1 0 X B		1	$\downarrow \uparrow$	Х	112
	%B,%B	1 1 0 1 1 0 1 1 1 0 1 1 X B		1	$\downarrow \uparrow$	Х	112
	%B,imm4	1 1 0 1 1 0 1 0 1 i3 i2 i1 i0 B		1	$\downarrow \updownarrow$	×	112
	%B,[%X]	1 1 0 1 1 0 1 1 0 0 1 0 0 B		1	$\downarrow \uparrow$	0	113
	%B,[%X]+	1 1 0 1 1 0 1 1 0 0 1 0 1 B		1	$\downarrow \uparrow$	Х	114
	%B,[%Y]	1 1 0 1 1 0 1 1 0 0 1 1 0 B		1	$\downarrow \updownarrow$	0	113
	%B,[%Y]+	1 1 0 1 1 0 1 1 0 0 1 1 1 B		1	$\downarrow \uparrow$	Х	114
	%F,imm4	1 0 0 0 0 1 0 0 1 i3 i2 i1 i0 F		1	$\uparrow \uparrow \uparrow \uparrow$	×	113
	[%X],%A	1 1 0 1 1 0 1 1 0 1 0 0 0 [X		2	$\downarrow \downarrow$	0	114
	[%X],%B	1 1 0 1 1 0 1 1 0 1 1 0 0 [X	$X \to [X] \to [X]$	2	$\downarrow$ $\updownarrow$	0	114
	[%X],imm4	1 1 0 1 1 0 0 0 0 i3 i2 i1 i0 [X		2	$\downarrow \updownarrow$	0	115
	[%X]+,%A	1 1 0 1 1 0 1 1 0 1 0 0 1 [X	$X \to [X] \lor A, X \leftarrow X+1$	2	$\downarrow$ $\updownarrow$	×	115
	[%X]+,%B	1 1 0 1 1 0 1 1 0 1 1 0 1 [X		2	$\downarrow$ $\updownarrow$	×	115
	[%X]+,imm4	1 1 0 1 1 0 0 0 1 i3 i2 i1 i0 [X	$[X] \leftarrow [X] \lor imm4, X \leftarrow X+1$	2	$\downarrow$ $\updownarrow$	×	116
	[%Y],%A	1 1 0 1 1 0 1 1 0 1 0 1 0 [Y		2	$\downarrow$ $\updownarrow$	0	114
	[%Y],%B	1 1 0 1 1 0 1 1 0 1 1 0 [Y	′] ← [Y]∨B	2	$\downarrow$ $\updownarrow$	0	114
	[%Y],imm4	1 1 0 1 1 0 0 1 0 i3 i2 i1 i0 [Y	(Y) → [Y] → imm4	2	$\downarrow$ $\updownarrow$	0	115
	[%Y]+,%A	1 1 0 1 1 0 1 1 0 1 0 1 1 [Y	$(Y) \leftarrow [Y] \lor A, Y \leftarrow Y+1$	2	$\downarrow$ $\updownarrow$	×	115
	[%Y]+,%B	1 1 0 1 1 0 1 1 0 1 1 1 1 [Y	$[Y] \leftarrow [Y] \lor B, Y \leftarrow Y+1$	2	$\downarrow \updownarrow$	×	115
	[%Y]+,imm4	1 1 0 1 1 0 0 1 1 i3 i2 i1 i0 [Y		2	$\downarrow \uparrow$	×	116
POP	%A	1 1 1 1 1 1 1 1 0 1 1 1 1 A		1	↓	×	116
	%B	1 1 1 1 1 1 1 1 0 1 1 1 0 B		1	$\downarrow$	×	116
	%F	1 1 1 1 1 1 1 1 0 1 1 0 1 F		1	\$ \$ \$ \$	×	116
	%X		← ([SP1*4+3]~[SP1*4]), SP1 ← SP1+1	1	$\downarrow$	×	117
	%Y		← ([SP1*4+3]~[SP1*4]), SP1 ← SP1+1	1	↓	×	117
PUSH	%A	1 1 1 1 1 1 1 1 0 0 1 1 1 [S		1	↓	×	117
	%B	1 1 1 1 1 1 1 1 0 0 1 1 0 [S		1	↓	×	117
	%E	1 1 1 1 1 1 1 1 0 0 1 0 1 [S		1	↓ ↓	×	117
	%X		(SP1-1)*4+3]~[(SP1-1)*4]) ← X, SP1 ← SP1-1	1	$\downarrow$	×	118
	%X %Y		(SP1-1)*4+3]~[(SP1-1)*4]) ← Y, SP1 ← SP1-1 (SP1-1)*4+3]~[(SP1-1)*4]) ← Y, SP1 ← SP1-1	1	$\downarrow$	×	118
RET	701		$C \leftarrow ([SP1*4+3]~[(SP1*1)*4]), SP1 \leftarrow SP1+1]$	1	$\downarrow$	× ×	118
· · · · ·	-		$C \leftarrow ([SP1*4+3]~[SP1*4]), SP1 \leftarrow SP1+1$ $C \leftarrow ([SP1*4+3]~[SP1*4]), SP1 \leftarrow SP1+1$	3	$\downarrow$		119
RETD	imm8					×	

	Mnemonic	Machine code	Operation	Cycle	Flag	EXT.	Page
RETI		12 11 10 9 8 7 6 5 4 3 2 1 0	PC ← ([SP1*4+3]~[SP1*4]), SP1 ← SP1+1	2	E I C Z ↓ ↓ ↓ ↓	mode ×	119
KL II			$F \leftarrow [SP2], SP2 \leftarrow SP2+1$	2	$\downarrow \downarrow \downarrow \downarrow \downarrow$		119
RETS			$PC \leftarrow ([SP1*4+3] \sim [SP1*4]), SP1 \leftarrow SP1+1$	2	↓	×	120
			$PC \leftarrow PC+1$				
RL	%A	1 0 0 0 0 1 1 1 1 0 0 1 0	A (C←D3←D2←D1←D0←C)	1	$\downarrow - \uparrow \uparrow$	×	120
	%В	1 0 0 0 0 1 1 1 1 0 1 1 0	B (C←D3←D2←D1←D0←C)	1	$\downarrow - \updownarrow \updownarrow$	×	120
	[%X]	1 0 0 0 0 1 1 1 0 1 0 0 0		2	$\downarrow - \updownarrow \updownarrow$	0	121
	[%X]+		$[X] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C), X \leftarrow X+1$	2	$\downarrow - \updownarrow \updownarrow$	×	121
	[%Y]	1 0 0 0 0 1 1 1 0 1 0 1 0		2	$\downarrow - \uparrow \uparrow$	0	121
	[%Y]+		$[Y] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C), Y \leftarrow Y+1$	2	$\downarrow - \updownarrow \updownarrow$	×	121
RR	%A	1 0 0 0 0 1 1 1 1 0 0 1 1		1	$\downarrow - \updownarrow \updownarrow$	×	122
	%B	1 0 0 0 0 1 1 1 1 0 1 1 1	· · · · · · · · · · · · · · · · · · ·	1	$\downarrow - \updownarrow \updownarrow$	×	122
	[%X]	1 0 0 0 0 1 1 1 0 1 1 0 0		2	$\downarrow - \updownarrow \updownarrow$	0	122
	[%X]+ [%Y]	100001110110	[X] $(C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$ , X $\leftarrow$ X+1	2	$\frac{\downarrow - \updownarrow \updownarrow}{\downarrow - \updownarrow \updownarrow}$	×	123 122
	[%Y]+		$[Y] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$ $[Y] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C), Y \leftarrow Y+1$	2	$\downarrow - \downarrow \downarrow$ $\downarrow - \downarrow \downarrow$	×	122
SBC	%A,%A	1 1 0 0 0 1 1 1 1 0 0 0 X		1	$\downarrow - \downarrow \downarrow$	×	123
555	%A,%A	1 1 0 0 0 1 1 1 1 0 0 0 X		1	$\downarrow - \downarrow \downarrow$	×	123
	%A,imm4	1 1 0 0 0 1 1 0 0 i3 i2 i1 i0		1	$\downarrow - \downarrow \downarrow$	×	123
	%A,[%X]	1 1 0 0 0 1 1 1 0 0 0 0 0		1	$\downarrow - \updownarrow \updownarrow$	0	124
	%A,[%X]+	1 1 0 0 0 1 1 1 0 0 0 0 1		1	$\downarrow - \updownarrow \updownarrow$	×	125
	%A,[%Y]	1 1 0 0 0 1 1 1 0 0 0 1 0		1	$\downarrow - \uparrow \uparrow$	0	124
	%A,[%Y]+	1 1 0 0 0 1 1 1 0 0 0 1 1	$A \leftarrow A\text{-}[Y]\text{-}C, Y \leftarrow Y\text{+}1$	1	$\downarrow - \updownarrow \updownarrow$	×	125
%B,%A		1 1 0 0 0 1 1 1 1 0 1 0 X	$B \leftarrow B\text{-}A\text{-}C$	1	$\downarrow - \updownarrow \updownarrow$	×	123
	%B,%A,n4	1 0 0 0 0 1 1 0 0 n3n2n1n0	$B \leftarrow N$ 's adjust (B-A-C)	2	$\downarrow - \updownarrow \updownarrow$	×	127
	%B,%B	1 1 0 0 0 1 1 1 1 0 1 1 X	$B \leftarrow B\text{-}B\text{-}C$	1	$\downarrow - \updownarrow \updownarrow$	×	123
	%B,imm4	1 1 0 0 0 1 1 0 1 i3 i2 i1 i0	$B \leftarrow B\text{-}imm4\text{-}C$	1	$\downarrow - \updownarrow \updownarrow$	×	124
	%B,[%X]	1 1 0 0 0 1 1 1 0 0 1 0 0		1	$\downarrow - \updownarrow \updownarrow$	0	124
	%B,[%X],n4	1 1 1 0 0 1 1 0 0 n3n2n1n0		2	$\downarrow - \uparrow \uparrow$	0	128
	%B,[%X]+	1 1 0 0 0 1 1 1 0 0 1 0 1		1	$\downarrow - \updownarrow \updownarrow$	×	125
	%B,[%X]+,n4		$B \leftarrow N$ 's adjust (B-[X]-C), $X \leftarrow X+1$	2	$\downarrow - \updownarrow \updownarrow$	×	128
	%B,[%Y]	1 1 0 0 0 1 1 1 0 0 1 1 0		1	$\downarrow - \updownarrow \updownarrow$	0	124
	%B,[%Y],n4	1 1 1 0 0 1 1 1 0 n3n2n1n0		2	$\frac{\downarrow - \updownarrow \updownarrow}{\downarrow - \updownarrow \updownarrow}$	0	128
	%B,[%Y]+	$\begin{array}{c} 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\$	$B \leftarrow B-[T]-C, T \leftarrow T+T$ B $\leftarrow N$ 's adjust (B-[Y]-C), Y $\leftarrow$ Y+1	1	$\downarrow - \downarrow \downarrow$ $\downarrow - \downarrow \downarrow$	×	125 128
	%B,[%Y]+,n4 [%X],%A	1 1 0 0 0 1 1 1 0 1 0 0 0		2	$\downarrow - \downarrow \downarrow$	×	120
	[%X],%A	1 1 0 0 0 1 1 1 0 1 1 0 0		2	$\downarrow - \downarrow \downarrow$	0	125
	[%X],%B,n4	1 1 1 0 0 0 1 0 0 n3n2n1n0		2	$\downarrow - \downarrow \downarrow$	0	129
	[%X],imm4	1 1 0 0 0 1 0 0 0 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	Õ	126
	[%X],0,n4	1 1 1 0 0 0 0 0 0 n3n2n1n0		2	$\downarrow - \updownarrow \updownarrow$	0	130
	[%X]+,%A	1 1 0 0 0 1 1 1 0 1 0 0 1		2	$\downarrow - \uparrow \uparrow$	×	126
	[%X]+,%B	1 1 0 0 0 1 1 1 0 1 1 0 1		2	$\downarrow - \updownarrow \updownarrow$	×	126
	[%X]+,%B,n4		$[X] \leftarrow N$ 's adjust ([X]-B-C), X $\leftarrow$ X+1	2	$\downarrow - \updownarrow \updownarrow$	×	129
	[%X]+,imm4	1 1 0 0 0 1 0 0 1 i3 i2 i1 i0	$[X] \leftarrow [X]\text{-imm4-C}, X \leftarrow X\text{+1}$	2	$\downarrow$ - $\updownarrow$ $\updownarrow$	×	127
	[%X]+,0,n4	1 1 1 0 0 0 0 0 1 n3n2n1n0	$[X] \leftarrow N$ 's adjust ( $[X]$ -0-C), $X \leftarrow X$ +1	2	$\downarrow - \updownarrow \updownarrow$	×	130
	[%Y],%A	1 1 0 0 0 1 1 1 0 1 0 1 0		2	$\downarrow - \updownarrow \updownarrow$	0	125
	[%Y],%B	1 1 0 0 0 1 1 1 0 1 1 1 0		2	$\downarrow - \uparrow \uparrow$	0	125
	[%Y],%B,n4	1 1 1 0 0 0 1 1 0 n3n2n1n0		2	$\downarrow - \updownarrow \updownarrow$	0	129
	[%Y],imm4	1 1 0 0 0 1 0 1 0 i3 i2 i1 i0		2	$\downarrow - \updownarrow \updownarrow$	0	126
	[%Y],0,n4	1 1 1 0 0 0 0 1 0 n3n2n1n0		2	$\downarrow - \uparrow \uparrow$	0	130
	[%Y]+,%A	1 1 0 0 0 1 1 1 0 1 0 1 1		2	$\downarrow - \uparrow \uparrow$	×	126
	[%Y]+,%B	$\begin{array}{c} 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\$		2	$\downarrow - \uparrow \uparrow$	×	126
	[%Y]+,%B,n4		$[Y] \leftarrow N's adjust ([Y]-B-C), Y \leftarrow Y+1$	2	$\frac{\downarrow - \updownarrow \updownarrow}{\downarrow - \updownarrow \updownarrow}$	×	130
	[%Y]+,imm4 [%Y]+,0,n4	1 1 0 0 0 1 0 1 1 i3 i2 i1 i0	$[Y] \leftarrow [Y]$ -imm4-C, $Y \leftarrow Y+1$ $[Y] \leftarrow N's adjust ([Y]-0-C), Y \leftarrow Y+1$	2	$\downarrow - \downarrow \downarrow$ $\downarrow - \downarrow \downarrow$	××	127 130
SET	[00addr6],imm2	1 0 1 1 0 i1 i0 a5 a4 a3 a2 a1 a0		2	$\downarrow - \downarrow \downarrow$ $\downarrow \downarrow$	×	130
	[FFaddr6],imm2	1 0 1 1 1 i1 i0 a5 a4 a3 a2 a1 a0		2	$\downarrow$ $\downarrow$	×	131
SLL	%A	1 0 0 0 0 1 1 1 1 0 0 0 0		1	$\downarrow - \downarrow \downarrow$	×	131
	%B		B (C←D3←D2←D1←D0←0)	1	$\downarrow - \uparrow \uparrow$	×	131

	Mnemonic	Machine code	Operation	Cycle	Flag E I C Z	EXT. mode	Page
SLL	[%X]		[X] (C←D3←D2←D1←D0←0)	2	$\downarrow - \uparrow \uparrow$		132
JLL	[%X]+		[X] $(C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow 0)$ [X] $(C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow 0)$ , X $\leftarrow$ X+1	2	$\downarrow - \uparrow \uparrow$	×	132
	[%Y]		[Y] (C←D3←D2←D1←D0←0)	2	$\downarrow - \uparrow \uparrow$	Ô	132
1	[%Y]+		$[Y] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow 0), Y \leftarrow Y+1$	2	$\downarrow - \uparrow \uparrow$	×	132
SLP	[/01]	1 1 1 1 1 1 1 1 1 1 1 0 1		2	$\downarrow$	×	133
SRL	%A		A $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	1	$\downarrow - \uparrow \uparrow$	×	133
-	%B	1000011110101		1	$\downarrow - \uparrow \uparrow$	×	133
1	[%X]		[X] $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \uparrow \uparrow$	0	134
1	[%X]+		[X] $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$ , X $\leftarrow$ X+1	2	$\downarrow - \uparrow \uparrow$	×	134
1	[%Y]		[Y] $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	2	$\downarrow - \uparrow \uparrow$	0	134
1	[%Y]+		[Y] $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$ , Y $\leftarrow$ Y+1	2	$\downarrow - \uparrow \uparrow$	×	134
SUB	%A,%A	1 1 0 0 0 0 1 1 1 0 0 0 ×		1	$\downarrow - \downarrow \uparrow$	×	135
1	%A,%B	1 1 0 0 0 0 1 1 1 0 0 1 X	$A \leftarrow A-B$	1	$\downarrow - \uparrow \uparrow$	×	135
1	%A,imm4	1 1 0 0 0 0 1 0 0 i3 i2 i1 i0		1	$\downarrow - \uparrow \uparrow$	×	135
1	%A,[%X]	1 1 0 0 0 0 1 1 0 0 0 0	$A \leftarrow A-[X]$	1	$\downarrow - \uparrow \uparrow$	0	136
1	%A,[%X]+	1 1 0 0 0 0 1 1 0 0 0 0 1	$A \leftarrow A-[X], X \leftarrow X+1$	1	$\downarrow - \uparrow \uparrow$	×	136
1	%A,[%Y]	1 1 0 0 0 0 1 1 0 0 0 1 0	$A \leftarrow A-[Y]$	1	$\downarrow - \uparrow \uparrow$	0	136
1	%A,[%Y]+	1 1 0 0 0 0 1 1 0 0 0 1 1	$A \leftarrow A-[Y], Y \leftarrow Y+1$	1	$\downarrow - \uparrow \uparrow$	×	136
1	%B,%A	1 1 0 0 0 0 1 1 1 0 1 0 X	$B \leftarrow B-A$	1	$\downarrow - \uparrow \uparrow$	×	135
1	%B,%B	1 1 0 0 0 0 1 1 1 0 1 1 X	S B ← B-B	1	$\downarrow - \downarrow \uparrow$	×	135
1	%B,imm4	1 1 0 0 0 0 1 0 1 i3 i2 i1 i0		1	$\downarrow - \uparrow \uparrow$	×	135
1	%B,[%X]	1 1 0 0 0 0 1 1 0 0 1 0 0	$B \leftarrow B-[X]$	1	$\downarrow - \uparrow \uparrow$	0	136
1	%B,[%X]+	1 1 0 0 0 0 1 1 0 0 1 0 1		1	$\downarrow - \uparrow \uparrow$	×	136
1	%B,[%Y]	1 1 0 0 0 0 1 1 0 0 1 1 0		1	$\downarrow - \uparrow \uparrow$	0	136
1	%B,[%Y]+	1 1 0 0 0 0 1 1 0 0 1 1 1		1	$\downarrow - \uparrow \uparrow$	×	136
1	[%X],%A	1 1 0 0 0 0 1 1 0 1 0 0 0		2	$\downarrow - \uparrow \uparrow$	0	137
1	[%X],%B	1 1 0 0 0 0 1 1 0 1 1 0 0		2	$\downarrow - \uparrow \uparrow$	0	137
1	[%X],imm4	1 1 0 0 0 0 0 0 0 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	0	138
1	[%X]+,%A	1 1 0 0 0 0 1 1 0 1 0 0 1		2	$\downarrow - \uparrow \uparrow$	×	137
1	[%X]+,%B	1 1 0 0 0 0 1 1 0 1 1 0 1		2	$\downarrow - \uparrow \uparrow$	×	137
1	[%X]+,imm4	1 1 0 0 0 0 0 0 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	138
1	[%Y],%A	1 1 0 0 0 0 1 1 0 1 0 1 0		2	$\downarrow - \uparrow \uparrow$	0	137
1	[%Y],%B	1 1 0 0 0 0 1 1 0 1 1 1 0		2	$\downarrow - \uparrow \uparrow$	0	137
1	[%Y],imm4	1 1 0 0 0 0 0 1 0 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	0	138
1	[%Y]+,%A	1 1 0 0 0 0 1 1 0 1 0 1 1		2	$\downarrow - \uparrow \uparrow$	×	137
1	[%Y]+,%B	1 1 0 0 0 0 1 1 0 1 1 1 1		2	$\downarrow - \uparrow \uparrow$	×	137
1	[%Y]+,imm4	1 1 0 0 0 0 0 1 1 i3 i2 i1 i0		2	$\downarrow - \uparrow \uparrow$	×	138
TST	[00addr6],imm2	1 0 0 1 0 i1 i0 a5 a4 a3 a2 a1 a		1	$\downarrow \uparrow$	×	139
-	[FFaddr6],imm2	1 0 0 1 1 i1 i0 a5 a4 a3 a2 a1 a		1	$\downarrow \uparrow$	×	139
XOR	%A,%A	1 1 0 1 1 1 1 1 1 0 0 0 X		1	$\downarrow \uparrow$	×	139
-	%A,%B	1 1 0 1 1 1 1 1 1 0 0 1 X		1	$\downarrow \uparrow$	×	139
1	%A,imm4	1 1 0 1 1 1 1 0 0 i3 i2 i1 i0		1	$\downarrow \uparrow$	×	140
1	%A,[%X]	1 1 0 1 1 1 1 1 0 0 0 0 0		1	$\downarrow \uparrow$	0	141
1	%A,[%X]+	1 1 0 1 1 1 1 1 0 0 0 0 1		1	$\downarrow \uparrow$	×	141
1	%A,[%Y]	1 1 0 1 1 1 1 1 0 0 0 1 0	$A \leftarrow A \forall [Y]$		$\downarrow \uparrow$		141
1	%A,[%Y]+	1 1 0 1 1 1 1 1 0 0 0 1 1	$A \leftarrow A \forall [Y], Y \leftarrow Y + 1$	1	$\downarrow \uparrow$	×	141
1	%B,%A	1 1 0 1 1 1 1 1 1 0 1 0 X		1	↓ ↓	×	139
1	%B,%B	1 1 0 1 1 1 1 1 1 0 1 1 ×		1	$\downarrow \uparrow$	×	139
1	%B,imm4	1 1 0 1 1 1 1 0 1 i3 i2 i1 i0		1	$\downarrow \uparrow$	×	140
1	%B,[%X]	1 1 0 1 1 1 1 1 0 0 1 0 0		1	$\downarrow \downarrow$	0	141
1	%B,[%X]+	1 1 0 1 1 1 1 1 0 0 1 0 1		1	$\downarrow \downarrow$	×	141
1	%B,[%Y]	1 1 0 1 1 1 1 1 0 0 1 1 0		1	$\downarrow \downarrow$	Ô	141
1	%B,[%Y]+	1 1 0 1 1 1 1 1 0 0 1 1 1		1	$\downarrow \downarrow$	×	141
1	%F,imm4	1 0 0 0 0 1 0 1 0 i3 i2 i1 i0		1	1 1 1 1 1 1 1 1 1 1	×	140
1	[%X],%A	1 1 0 1 1 1 1 1 0 1 0 0 0		2	$\downarrow \downarrow$	0	142
1	[%X],%B	1 1 0 1 1 1 1 1 0 1 1 0 0		2	$\downarrow \uparrow$	0	142
1	[%X],imm4	1 1 0 1 1 1 0 0 0 i3 i2 i1 i0		2	$\downarrow \uparrow$	0	143
1	[%X]+,%A	1 1 0 1 1 1 1 1 0 1 0 0 1		2	$\downarrow \uparrow$	×	142
1	[%X]+,%B	1 1 0 1 1 1 1 1 0 1 1 0 1		2	$\downarrow \uparrow$	×	142
1	[%X]+,imm4	1 1 0 1 1 1 0 0 1 i3 i2 i1 i0		2	$\downarrow \uparrow$	×	143
	[%Y],%A	1 1 0 1 1 1 1 1 0 1 0 1 0		2	$\downarrow \downarrow$	0	142
l	and average the second s			2	$\downarrow \downarrow$	0	142
l	[%Y].%B	111101111011110					
	[%Y],%B [%Y].imm4	1 1 0 1 1 1 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 0				0	143
	[%Y],imm4	1 1 0 1 1 1 0 1 0 i3 i2 i1 i0	) [Y] ← [Y]∀imm4	2	$\downarrow \updownarrow$	O X	143 142
			$[Y] \leftarrow [Y] \forall imm4$ $[Y] \leftarrow [Y] \forall A, Y \leftarrow Y+1$	_		0 × ×	143 142 142

## 4.2.5 List of extended addressing instructions

#### 8-bit absolute addressing (1/4)

	Mnemonic	Operation	Flag
LDB	%EXT,imm8		EICZ
LD	%A,[%X]	A ← [00imm8] (00imm8 = 0000H ~ 00FFH)	↓
LDB	%EXT,imm8		
LD	%A,[%Y]	$A \leftarrow [FFimm8]$ (FFimm8 = FF00H + 00H ~ FFH)	↓
LDB	%EXT,imm8		
LD	%B,[%X]	B ← [00imm8]	$\downarrow$
LDB	%EXT,imm8		
LD	%B,[%Y]	B ← [FFimm8]	$\downarrow$
LDB	%EXT,imm8		
LD	[%X],%A	[00imm8] ← A	$\downarrow$
LDB	%EXT,imm8		
LD LDB	[%X],%B %EXT,imm8	[00imm8] ← B	↓
LDB	%EX1,imm4	[00imm8] ← imm4	
LDB	%EXT,imm8		↓
LDD	[%Y],%A	[FFimm8] ← A	J
LDB	%EXT,imm8		•
LD	[%Y],%B	[FFimm8] ← B	↓
LDB	%EXT,imm8		
LD	[%Y],imm4	[FFimm8] ← imm4	↓
LDB	%EXT,imm8		
EX	%A,[%X]	A ↔ [00imm8]	$\downarrow$
LDB	%EXT,imm8		Ι. Γ
EX	%A,[%Y]	$A \leftrightarrow [FFimm8]$	↓
LDB	%EXT,imm8		
EX	%B,[%X]	$B \leftrightarrow [00imm8]$	$\downarrow$
LDB EX	%EXT,imm8		
LDB	%B,[%Y] %EXT,imm8	$B \leftrightarrow [FFimm8]$	↓
ADD	%A,[%X]	$A \leftarrow A + [00imm8]$	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	%A,[%Y]	$A \leftarrow A + [FFimm8]$	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	%B,[%X]	B ← B + [00imm8]	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	%B,[%Y]	$B \leftarrow B + [FFimm8]$	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD LDB	[%X],%A %EXT,imm8	[00imm8] ← [00imm8] + A	$\downarrow - \uparrow \uparrow$
ADD	[%X],%B	[00imm8] ← [00imm8] + B	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		* * *
ADD	[%X],imm4	[00imm8] ← [00imm8] + imm4	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	[%Y],%A	[FFimm8] ← [FFimm8] + A	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	[%Y],%B	[FFimm8] ← [FFimm8] + B	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADD	[%Y],imm4	[FFimm8] ← [FFimm8] + imm4	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC LDB	%A,[%X]	A ← A + [00imm8] + C	$\downarrow - \uparrow \uparrow$
ADC	%EXT,imm8 %A,[%Y]	$A \leftarrow A + [FFimm8] + C$	$\downarrow - \uparrow \uparrow$
LDB	%A,[%Y] %EXT,imm8		$\vee - \downarrow \downarrow$
ADC	%B,[%X]	B ← B + [00imm8] + C	$\downarrow - \updownarrow \updownarrow$
LDB	%EXT,imm8		¥ ¥
ADC	%B,[%Y]	$B \leftarrow B + [FFimm8] + C$	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC	[%X],%A	[00imm8] ← [00imm8] + A + C	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		I
ADC	[%X],%B	[00imm8] ← [00imm8] + B + C	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC	[%X],imm4	[00imm8] ← [00imm8] + imm4 + C	$\downarrow - \uparrow \uparrow$

8-bit absolute addressing (2/4)

	Mnemonic	Operation	Flag E I C
DB	%EXT,imm8		
ADC	[%Y],%A	$[FFimm8] \leftarrow [FFimm8] + A + C$	$\downarrow - \uparrow$
DB	%EXT,imm8		
ADC	[%Y],%B	[FFimm8] ← [FFimm8] + B + C	$\downarrow - \updownarrow$
	%EXT,imm8		1
	[%Y],imm4	[FFimm8] ← [FFimm8] + imm4 + C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SUB	%A,[%X]	A ← A - [00imm8] (00imm8 = 0000H ~ 00FFH)	$\downarrow - \uparrow$
	%EXT,imm8	$A \leftarrow A$ - [FFimm8] (FFimm8 = FF00H + 00H ~ FFH)	1 1
SUB _DB	%A,[%Y] %EXT.imm8	$A \leftarrow A - [FFIMM8] (FFIMM8 = FF00H + 00H ~ FFH)$	$\downarrow - \uparrow$
SUB	%EXT,IIIII18 %B,[%X]	B ← B - [00imm8]	$\downarrow - \updownarrow$
DB	%EXT,imm8		$\psi = \psi$
SUB	%B,[%Y]	$B \leftarrow B - [FFimm8]$	$\downarrow - 1$
DB	%EXT,imm8		• •
SUB	[%X],%A	[00imm8] ← [00imm8] - A	$\downarrow - 1$
DB	%EXT,imm8		• •
SUB	[%X],%B	[00imm8] ← [00imm8] - B	$\downarrow - 1$
DB	%EXT,imm8		
SUB	[%X],imm4	[00imm8] ← [00imm8] - imm4	$\downarrow - 1$
DB	%EXT,imm8		
SUB	[%Y],%A	[FFimm8] ← [FFimm8] - A	$\downarrow - 1$
DB	%EXT,imm8		· •
SUB	[%Y],%B	[FFimm8] ← [FFimm8] - B	$\downarrow - \uparrow$
DB	%EXT,imm8		
SUB	[%Y],imm4	[FFimm8] ← [FFimm8] - imm4	$\downarrow - \uparrow$
DB	%EXT,imm8		
BC	%A,[%X]	A ← A - [00imm8] - C	$\downarrow - \uparrow$
.DB	%EXT,imm8		
BC	%A,[%Y]	$A \leftarrow A$ - [FFimm8] - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	%B,[%X]	B ← B - [00imm8] - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	%B,[%Y]	$B \leftarrow B$ - [FFimm8] - C	$\downarrow - \updownarrow$
DB	%EXT,imm8		
SBC	[%X],%A	[00imm8] ← [00imm8] - A - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	[%X],%B	[00imm8] ← [00imm8] - B - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	[%X],imm4	[00imm8] ← [00imm8] - imm4 - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	[%Y],%A	[FFimm8] ← [FFimm8] - A - C	$\downarrow - \uparrow$
DB	%EXT,imm8		
SBC	[%Y],%B	[FFimm8] ← [FFimm8] - B - C	$\downarrow - \uparrow$
DB	%EXT,imm8		I
SBC	[%Y],imm4	[FFimm8] ← [FFimm8] - imm4 - C	$\downarrow - \updownarrow$
.DB	%EXT,imm8		
MP	%A,[%X]	A - [00imm8]	$\downarrow - \updownarrow$
DB	%EXT,imm8	A [EE]	
MP	%A,[%Y]	A - [FFimm8]	$\downarrow - \updownarrow$
DB	%EXT,imm8	D [00imm0]	
	%B,[%X]	B - [00imm8]	$\downarrow - \uparrow$
DB	%EXT,imm8	P. [EFimm9]	
	%B,[%Y]	B - [FFimm8]	$\downarrow - \updownarrow$
DB	%EXT,imm8	[00imm9] A	I *
	[%X],%A	[00imm8] - A	$\downarrow - \updownarrow$
DB	%EXT,imm8	[00imm9] B	I 1
	[%X],%B	[00imm8] - B	$\downarrow - \updownarrow$
DB	%EXT,imm8	[00imm9] imm4	I 1
	[%X],imm4	[00imm8] - imm4	$\downarrow - \updownarrow$
DB	%EXT,imm8	(EEimm91 A	I 1
	[%Y],%A	[FFimm8] - A	$\downarrow - \updownarrow$
.DB	%EXT,imm8	(EEimm9) B	$\downarrow - \updownarrow$
CMP	[%Y],%B	[FFimm8] - B	↓ - ↓
.DB	%EXT,imm8		

#### 8-bit absolute addressing (3/4)

	Mnemonic	Operation	Flag EICZ
LDB ADC	%EXT,imm8 %B,[%X],n4	B ← N's adjust (B + [00imm8] + C) (00imm8 = 0000H ~ 00FFH)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		↓ ↓
ADC	%B,[%Y],n4	$B \leftarrow N$ 's adjust (B + [FFimm8] + C) (FFimm8 = FF00H + 00H ~ FFH)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC	[%X],%B,n4	[00imm8] ← N's adjust ( [00imm8] + B + C)	$\downarrow - \uparrow \uparrow$
LDB ADC	%EXT,imm8 [%X],0,n4	[00imm8] ← N's adjust ( [00imm8] + 0 + C)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC	[%Y],%B,n4	[FFimm8] $\leftarrow$ N's adjust ( [FFimm8] + B + C)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
ADC LDB	[%Y],0,n4 %EXT,imm8	$[FFimm8] \leftarrow N's adjust ([FFimm8] + 0 + C)$	$\downarrow - \uparrow \uparrow$
SBC	%B,[%X],n4	$B \leftarrow N$ 's adjust (B - [00imm8] - C)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
SBC	%B,[%Y],n4	$B \leftarrow N$ 's adjust (B - [FFimm8] - C)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
SBC LDB	[%X],%B,n4 %EXT,imm8	[00imm8] ← N's adjust ( [00imm8] - B - C)	↓ - ↓ ↓
SBC	[%X],0,n4	[00imm8] ← N's adjust ( [00imm8] - 0 - C)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
SBC	[%Y],%B,n4	$[FFimm8] \leftarrow N's adjust ( [FFimm8] - B - C)$	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
SBC LDB	[%Y],0,n4 %EXT,imm8	$[FFimm8] \leftarrow N's adjust ([FFimm8] - 0 - C)$	↓ - ↓ ↓
INC	%EX1,imm8 [%X],n4	[00imm8] ← N's adjust ( [00imm8] + 1)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		• • •
INC	[%Y],n4	[FFimm8] ← N's adjust ( [FFimm8] + 1)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8		
DEC	[%X],n4	[00imm8] ← N's adjust ( [00imm8] - 1)	$\downarrow - \uparrow \uparrow$
LDB DEC	%EXT,imm8 [%Y],n4	[FFimm8] ← N's adjust ( [FFimm8] -1)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8	$[\Gamma \cap \Pi \cap O ] \leftarrow \Pi \circ aujust ([\Gamma \cap \Pi \cap O ] \cap I)$	
AND	%A,[%X]	$A \leftarrow A \land [00imm8]$	$\downarrow 1$
LDB	%EXT,imm8		
AND	%A,[%Y]	$A \leftarrow A \land [FFimm8]$	$\downarrow \uparrow$
LDB AND	%EXT,imm8	$\mathbf{P} \leftarrow \mathbf{P} + [00]$	∧
LDB	%B,[%X] %EXT,imm8	$B \leftarrow B \land [00imm8]$	↓ ↓
AND	%B,[%Y]	$B \leftarrow B \land [FFimm8]$	$\downarrow 1$
LDB	%EXT,imm8		
AND	[%X],%A	$[00imm8] \leftarrow [00imm8] \land A$	↓ ↓
LDB AND	%EXT,imm8	[00imm9] ( [00imm9] ) P	$\downarrow \uparrow$
LDB	[%X],%B %EXT,imm8	[00imm8] ← [00imm8] ∧ B	↓ ↓
AND	[%X],imm4	[00imm8] ← [00imm8] ∧ imm4	$\downarrow \uparrow$
LDB	%EXT,imm8		
AND	[%Y],%A	$[FFimm8] \leftarrow [FFimm8] \land A$	$\downarrow 1$
	%EXT,imm8		∧
AND LDB	[%Y],%B %EXT,imm8	$[FFimm8] \leftarrow [FFimm8] \land B$	<u>↓ ↓</u>
AND	[%Y],imm4	[FFimm8] ← [FFimm8] ∧ imm4	$\downarrow 1$
LDB	%EXT,imm8		`
OR	%A,[%X]	$A \leftarrow A \lor [00imm8]$	↓ ↓
LDB	%EXT,imm8		
OR LDB	%A,[%Y] %EXT,imm8	$A \leftarrow A \lor [FFimm8]$	
OR	%B,[%X]	$B \leftarrow B \lor [00imm8]$	$\downarrow 1$
LDB	%EXT,imm8		Ť
OR	%B,[%Y]	$B \leftarrow B \lor [FFimm8]$	$\downarrow 1$
LDB	%EXT,imm8		
	[%X],%A	[00imm8] ← [00imm8] ∨ A	↓ ↓
LDB OR	%EXT,imm8 [%X],%B	[00imm8] ← [00imm8] ∨ B	J ↑
	%EXT,imm8		
LDB	/06/1,00		

8-bit absolute addressing (4/4)

	Mnemonic	Operation	Flag EICZ
LDB	%EXT,imm8		
OR	[%Y],%A	$[FFimm8] \leftarrow [FFimm8] \lor A (FFimm8 = FF00H + 00H \sim FFH)$	$\downarrow 1$
LDB	%EXT,imm8		
OR	[%Y],%B	$[FFimm8] \leftarrow [FFimm8] \lor B$	↓ 1
LDB	%EXT,imm8		
OR	[%Y],imm4	[FFimm8] ← [FFimm8] ∨ imm4	↓ ↓
LDB	%EXT,imm8		
XOR	%A,[%X]	A ← A ∀ [00imm8] (00imm8 = 0000H ~ 00FFH)	↓ 1
LDB	%EXT,imm8		
XOR	%A,[%Y]	$A \leftarrow A \forall [FFimm8]$	↓ 1
LDB	%EXT,imm8		
XOR	%B,[%X]	B ← B ∀ [00imm8]	↓ 1
LDB	%EXT,imm8		
XOR	%B,[%Y]	$B \leftarrow B \forall [FFimm8]$	$\downarrow 1$
LDB	%EXT,imm8		
XOR	[%X],%A	[00imm8] ← [00imm8] ∀ A	$\downarrow 1$
LDB	%EXT,imm8		
XOR	[%X],%B	[00imm8] ← [00imm8] ∀ B	$\downarrow 1$
LDB	%EXT,imm8		
XOR	[%X],imm4	[00imm8] ← [00imm8] ∀ imm4	$\downarrow 1$
LDB	%EXT,imm8		
XOR	[%Y],%A	[FFimm8] ← [FFimm8] ∀ A	$\downarrow 1$
LDB	%EXT,imm8		`
XOR	[%Y],%B	[FFimm8] ← [FFimm8] ∀ B	$\downarrow 1$
LDB	%EXT,imm8		
XOR	[%Y],imm4	[FFimm8] ← [FFimm8] ∀ imm4	$\downarrow 1$
LDB	%EXT,imm8		`````````````````````````````````
BIT	%A,[%X]	A ∧ [00imm8]	$\downarrow 1$
LDB	%EXT,imm8		
BIT		A ∧ [FFimm8]	$\downarrow 1$
LDB	%A,[%Y] %EXT,imm8		· · · · · · · · · · · · · · · · · · ·
		D (00imm0)	
BIT	%B,[%X]	B ∧ [00imm8]	$\downarrow 1$
LDB	%EXT,imm8		
BIT	%B,[%Y]	B ∧ [FFimm8]	↓ (
LDB	%EXT,imm8		
BIT	[%X],%A	[00imm8] ^ A	↓ 1
LDB	%EXT,imm8		
BIT	[%X],%B	[00imm8] ^ B	<u>↓ (</u>
LDB	%EXT,imm8		
BIT	[%X],imm4	[00imm8] ^ imm4	<u>↓ (</u>
LDB	%EXT,imm8		
BIT	[%Y],%A	[FFimm8] ^ A	↓ ¢
LDB	%EXT,imm8		
BIT	[%Y],%B	[FFimm8] ^ B	↓ <
LDB	%EXT,imm8		
BIT	[%Y],imm4	[FFimm8] ∧ imm4	$\downarrow \zeta$
LDB	%EXT,imm8		
SLL	[%X]	[00imm8] (C $\leftarrow$ D3 $\leftarrow$ D2 $\leftarrow$ D1 $\leftarrow$ D0 $\leftarrow$ 0)	$\downarrow - $
LDB	%EXT,imm8		
SLL	[%Y]	[FFimm8] (C $\leftarrow$ D3 $\leftarrow$ D2 $\leftarrow$ D1 $\leftarrow$ D0 $\leftarrow$ 0)	$\downarrow - \updownarrow$
LDB	%EXT,imm8		
SRL	[%X]	[00imm8] (0 $\rightarrow$ D3 $\rightarrow$ D2 $\rightarrow$ D1 $\rightarrow$ D0 $\rightarrow$ C)	$\downarrow - \downarrow :$
LDB	%EXT,imm8		
SRL	[%Y]	[FFimm8] $(0 \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	$\downarrow - \uparrow$
LDB	%EXT,imm8		
	[%X]	[00imm8] (C $\leftarrow$ D3 $\leftarrow$ D2 $\leftarrow$ D1 $\leftarrow$ D0 $\leftarrow$ C)	$\downarrow - \uparrow$
RL	<u> </u>		
RL LDB	%EXT.imm8		1
LDB	%EXT,imm8 [%Y]	[FFimm8] (C $\leftarrow$ D3 $\leftarrow$ D2 $\leftarrow$ D1 $\leftarrow$ D0 $\leftarrow$ C)	$ \downarrow = \uparrow$
LDB RL	[%Y]	$[FFimm8] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C)$	$\downarrow - \uparrow$
LDB RL LDB	[%Y] %EXT,imm8		
RL LDB RL LDB RR LDB	[%Y]	$[FFimm8] (C \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0 \leftarrow C)$ $[00imm8] (C \rightarrow D3 \rightarrow D2 \rightarrow D1 \rightarrow D0 \rightarrow C)$	$\begin{array}{c} \downarrow - \uparrow \vdots \\ \downarrow - \uparrow \vdots \end{array}$

#### 16-bit immediate data addressing

	Mnemonic	Operation	Flag EICZ
			LICZ
LDB	%EXT,imm8 *1		
LDB	%XL,imm8 *2	$X \leftarrow \text{imm16}$ (*1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow$
LDB	%EXT,imm8 *1		
LDB	%YL,imm8 *2	$Y \leftarrow imm16$ (*1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow$
LDB	%EXT,imm8 *1		
ADD	%X,sign8 *2	$X \leftarrow X + imm16$ (*1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow$ $\updownarrow$
LDB	%EXT,imm8 *1		
ADD	%Y,sign8 *2	$Y \leftarrow Y + imm16$ (*1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow$ $\updownarrow$
LDB	%EXT,imm8 *1		
CMP	%X,imm8 *2	X - imm16 (FFH - *1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow - \uparrow \uparrow$
LDB	%EXT,imm8 *1		
CMP	%X,imm8 *2	Y - imm16 (FFH - *1 is upper 8-bit, *2 is lower 8-bit)	$\downarrow - \updownarrow \updownarrow$


#### signed 16-bit PC relative addressing

	Mnemonic	Operation	-	Fla	<u> </u>
	Millenie	opolation	Е	1 (	сz
LDB	%EXT,imm8	(sign16 : imm8 is upper 8-bit, sign8 is lower 8-bit)			
JR	sign8	PC ← PC + sign16 + 1 (sign16 = 32767~-32768)	$\downarrow$		
LDB	%EXT,imm8				
JRC	sign8	If C = 1 then PC $\leftarrow$ PC + sign16 + 1 (sign16 = 32767 ~ -32768)	$\downarrow$		
LDB	%EXT,imm8				
JRNC	sign8	If C = 0 then PC $\leftarrow$ PC + sign16 + 1 (sign16 = 32767 ~ -32768)	$\downarrow$		
LDB	%EXT,imm8				
JRZ	sign8	If Z = 1 then PC $\leftarrow$ PC + sign16 + 1 (sign16 = 32767 ~ -32768)	$\downarrow$		
LDB	%EXT,imm8				
JRNZ	sign8	If Z = 0 then PC ← PC + sign16 + 1 (sign16 = 32767 ~ -32768)	$\downarrow$		
LDB	%EXT,imm8	( [SP1 - 1 *4 + 3] ~ [ (SP1 - 1) *4] ) ← PC + 1, SP1 ← SP1 - 1			
CALR	sign8	PC ← PC + sign16 + 1 (sign16 = 32767 ~ -32768)	$\downarrow$		

## 4.3 Instruction Formats


All the instructions of the S1C63000 are configured with 1 word (13 bits) as follows:

I 13-bit operation code



## 4.4 Detailed Explanation of Instructions

This section explains the individual instructions in alphabetic order according to the following format.



The meaning of the symbols are the same as for the instruction list.

The following symbols are used to explain two or more registers as aggregations.

*r* ...... Data registers A, B, or flag register F

ir ...... Index registers X or Y

rr ...... Index registers XL, XH, YL or YH

*sp* ...... Stack pointers SP1 or SP2

## ADC %r,%r'

#### Add with carry r' reg. to r reg.

1 cycle

#### *Function:* $r \leftarrow r + r' + C$

Adds the content of the r' register (A or B) and carry (C) to the r register (A or B).

Code:	Mnemo	onic		MSE	3				-	-			-			LSB	
	ADC	%A,%A	<b>۱</b>	1	1	0	0	1	1	1	1	1	0	0	0	Х	19F0H, (19F1H)
	ADC	%A,%E	3	1	1	0	0	1	1	1	1	1	0	0	1	Х	19F2H, (19F3H)
	ADC	%B,%A	۱	1	1	0	0	1	1	1	1	1	0	1	0	Х	19F4H, (19F5H)
	ADC	%B,%E	3	1	1	0	0	1	1	1	1	1	0	1	1	Х	19F6H, (19F7H)
<b>F</b> 1				- 1	7	1											
Flags:	E		С	4	<u> </u>												
	$\downarrow$	-	\$		¢												
Mode:		egister															

Dst: Register direct Extended addressing: Invalid

## ADC %r, imm4 Add with carry immediate data imm4 to r reg.

1 cycle

#### $\textit{Function:} \ r \gets r + imm4 + C$

Adds the 4-bit immediate data imm4 and carry (C) to the r register (A or B).

Code:	Mnemonic	MSE	8											LSB	
	ADC %A,imm4	1	1	0	0	1	1	1	0	0	i3	i2	i1	i0	19C0H-19CFH
	ADC %B,imm4	1	1	0	0	1	1	1	0	1	i3	i2	i1	i0	19D0H–19DFH

Flags:

- Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

## **ADC** %r,[%ir] Add with carry location [ir reg.] to r reg.

1 cycle

#### *Function:* $r \leftarrow r + [ir] + C$

Adds the content of the data memory addressed by the ir register (X or Y) and carry (C) to the r register (A or B).

Code:	Mnem	onic	]	MSE	6											LSB	
	ADC	%A,[%)	K]	1	1	0	0	1	1	1	1	0	0	0	0	0	19E0H
	ADC	%A,[%`	Y]	1	1	0	0	1	1	1	1	0	0	0	1	0	19E2H
	ADC	%B,[%)	K]	1	1	0	0	1	1	1	1	0	0	1	0	0	19E4H
	ADC	%B,[%`	Y]	1	1	0	0	1	1	1	1	0	0	1	1	0	19E6H
Flags:	E ↓	  -	C ¢		2												
Mode:	Src: F	Register i	indirect	t													
	Dst: F	Register	direct														
	Exten	ded add	ressing	: Va	lid												
Extended operation:				r	← r	+ [	00ir	nm	3] +	С	(00i	imm	18 =	00	00⊢	l + (	00H to FFH)
	LDB ADC	%EXT,i %r,[%Y		r	← r	+[	FFir	nm	8] +	С	(FF	imn	n8 =	= FF	00	H +	00H to FFH)

ADC %r,[%ir]+ Add with carry location [ir reg.] to r reg. and increment ir reg.	1 cycle
---	---------

#### *Function:* $r \leftarrow r + [ir] + C$ , $ir \leftarrow ir + 1$

Adds the content of the data memory addressed by the ir register (X or Y) and carry (C) to the r register (A or B). Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8		-				-		-	-		LSB	
	ADC %A,[%X]+	1	1	0	0	1	1	1	1	0	0	0	0	1	19E1H
	ADC %A,[%Y]+	1	1	0	0	1	1	1	1	0	0	0	1	1	19E3H
	ADC %B,[%X]+	1	1	0	0	1	1	1	1	0	0	1	0	1	19E5H
	ADC %B,[%Y]+	1	1	0	0	1	1	1	1	0	0	1	1	1	19E7H

Flags:	Е	I	С	Z
	$\rightarrow$		\$	\$

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

## ADC [%ir],%r Add with carry r reg. to location [ir reg.]

2 cycles

#### *Function:* $[ir] \leftarrow [ir] + r + C$

Adds the content of the r register (A or B) and carry (C) to the data memory addressed by the ir register (X or Y).

Code:	Mnem	ionic		MSE	3											LSB	
	ADC	[%X],%	A	1	1	0	0	1	1	1	1	0	1	0	0	0	19E8H
	ADC	[%X],%	в	1	1	0	0	1	1	1	1	0	1	1	0	0	19ECH
	ADC	[%Y],%	ЪA	1	1	0	0	1	1	1	1	0	1	0	1	0	19EAH
	ADC	[%Y],%	БВ	1	1	0	0	1	1	1	1	0	1	1	1	0	19EEH
Flags: Mode:	Dst: I	l – Register Register ded add	indirec	t	<u>z</u> ¢												
Extended operation:		%EXT, [%X],% %EXT, [%Y],%	6r imm8	-			-	-		-			,				000H + 00H to FFH) FF00H + 00H to FFH)

ADC [%ir]+,%r Add with carry r reg. to location [ir reg.] and increment ir reg. 2 cycles

#### *Function:* $[ir] \leftarrow [ir] + r + C$ , $ir \leftarrow ir + 1$

Adds the content of the r register (A or B) and carry (C) to the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8		-			-		_				LSB	
	ADC [%X]+,%A	1	1	0	0	1	1	1	1	0	1	0	0	1	19E9H
	ADC [%X]+,%B	1	1	0	0	1	1	1	1	0	1	1	0	1	19EDH
	ADC [%Y]+,%A	1	1	0	0	1	1	1	1	0	1	0	1	1	19EBH
	ADC [%Y]+,%B	1	1	0	0	1	1	1	1	0	1	1	1	1	19EFH

Flags:

Е	_	С	Z
$\leftarrow$	Ι	¢	¢

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

#### ADC [%ir],imm4 Add with carry immediate data imm4 to location [ir reg.]

*Function:*  $[ir] \leftarrow [ir] + imm4 + C$ Adds the 4-bit immediate data imm4 and carry (C) to the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic	MSI	ISB LSB												
	ADC	[%X],imm4	1	1	0	0	1	1	0	0	0	i3	i2	i1	i0	1980H–198FH
	ADC	[%Y],imm4	1	1	0	0	1	1	0	1	0	i3	i2	i1	i0	19A0H–19AFH
Flags:	E ↓	I C - ↓		<u>z</u>												
Mode:	Src: Immediate data															
	Dst: I	Register indire	ct													
	Exten	ded addressin	g: Va	ılid												
	<i>Extended</i> LDB %EXT,imm8 <i>operation:</i> ADC [%X],imm4						[00imm8] ← [00imm8] + imm4 + C (00imm8 = 0000H + 00H to FFH)									
	LDB ADC	%EXT,imm8 [%Y],imm4	[	$[FFimm8] \leftarrow [FFimm8] + imm4 + C (FFimm8 = FF00H + 00H to FFF)$												

## **ADC** [%ir]+, imm4 Add with carry immediate data imm4 to location [ir reg.] and increment ir reg. 2 cycles

#### *Function:* $[ir] \leftarrow [ir] + imm4 + C, ir \leftarrow ir + 1$

Adds the immediate data imm4 and carry (C) to the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	3						LSB							
	ADC [%X]+,imm4	1	1	0	0	1	1	0	0	1	i3	i2	i1	i0	1990H–199FH
	ADC [%Y]+,imm4	1	1	0	0	1	1	0	1	1	i3	i2	i1	i0	19B0H–19BFH

Flags:	E	I	С	Z	
	$\rightarrow$	-	\$	↕	

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid 2 cycles

### ADC %B,%A,n4 Add with carry A reg. to B reg. in specified radix

 $\label{eq:Function: B \leftarrow N's adjust (B + A + C) \\ Adds the content of the A register and carry (C) to the B register. The operation result is adjusted with n4 as the radix. The C flag is set by a carry according to the radix.$ 

Code:	Mnemonic	MSB		LSB									
	ADC %B,%A,n4	1 0 0 0 0	1 1 0 1	[10H-n4]	10D0H-10DFH								
Flags:	E         I         C           ↓         −         ↓	Z ↓											
Mode:	Src: Register direct Dst: Register direct Extended addressing: Invalid												
Note:	n4 should be specified with a value from 1 to 16.												

## ADC %B,[%ir],n4 Add with carry location [ir reg.] to B reg. in specified radix 2 cycles

#### $\textit{Function:} \ B \gets N's \ adjust \ (B + [ir] + C)$

Adds the content of the data memory addressed by the ir register (X or Y) and carry (C) to the B register. The operation result is adjusted with n4 as the radix. The C flag is set by a carry according to the radix.

Code:	Mnemonic	MSB	ASB LSB										
	ADC %B,[%X],n4	1 1 1 0	1 1 1 1 0 1 1 1 0 0 1 11 1 1 0 1 1 10 10										
	ADC %B,[%Y],n4	1 1 1 0	1 1 1 0 1 1 1 1 1 0 [10H-n4] 1DE0H–1DEFH										
Flags:	E         I         C           ↓         −         ↓	Z ↓											
Mode:	Src: Register indirect												
	Dst: Register direct												
	Extended addressin	ıg: Valid											
Extended operation:	LDB %EXT,imm8 ADC %B,[%X],n4		ust (B +	[00im	m8]	+ C) (00imm	8 = 0000H + 00H to FFH)						
	LDB %EXT,imm8 ADC %B,[%Y],n4		ust (B +	[FFim	m8]	+ C) (FFimm	8 = FF00H + 00H to FFH)						
Note:	n4 should be specified with a value from 1 to 16.												

## ADC %B,[%ir]+,n4 Add with carry location [ir reg.] to B reg. in specified radix and increment ir reg. 2 cycles

*Function:*  $B \leftarrow N$ 's adjust (B + [ir] + C), ir  $\leftarrow$  ir + 1

Adds the content of the data memory addressed by the ir register (X or Y) and carry (C) to the B register. The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the B register and the increment result of the ir register does not affect the flags. The C flag is set by a carry according to the radix.

Code:	Mnemonic	MSE	3					LSB							
	ADC %B,[%	1	1	1	0	1	1	1	0	1	[10H-n4]	1DD0H–1DDFH			
	ADC %B,[%	1	1	1	0	1	1	1	1	1	[10H-n4]	1DF0H–1DFFH			
Flags:	E     I       ↓     −	C ↓		<u>Z</u> ‡											
Mode:	Src: Register indirect Dst: Register direct Extended addressing: Invalid														

*Note:* n4 should be specified with a value from 1 to 16.

## **ADC** [%ir],%B,n4 Add with carry B reg. to location [ir reg.] in specified radix 2 cycles

#### *Function:* $[ir] \leftarrow N's adjust ([ir] + B + C)$

Adds the content of the B register and carry (C) to the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. The C flag is set by a carry according to the radix.

Code:	Mnem	Inemonic MSB LSB													
	ADC	[%X],%	B,n4	1	1	1	0	1	0	1	0	0	[10H-n	4]	1D40H–1D4FH
	ADC	[%Y],%	B,n4	1	1	1	0	1	0	1	1	0	[10H-n	14]	1D60H–1D6FH
Flags:	E ↓	 _	C ¢	2	<u>Z</u> ↓										
Mode:	Src: H	Register	direct												
	Dst: Register indirect														
	Exten	ded add	ressing	: Va	lid										
Extended	LDB	%EXT,	imm8												
operation:	ADC	[%X],%	B,n4	[(	)0in	nm8	8] ←	N's	s ad	jus	t ([0	0im	m8] + B +	+ C)	
							(00	imm	۱8 =	00	00H	1+(	00H to FF	FH)	
	LDB	%EXT,	imm8												
	ADC	[%Y],%	B,n4	[F	Fin	nm8	3] ←	- N':	s ac	ljus	t ([F	Fim	m8] + B	+ C)	
				-			-			-			00H to FI		

*Note:* n4 should be specified with a value from 1 to 16.

# ADC [%ir]+,%B,n4 Add with carry B reg. to location [ir reg.] in specified radix and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow N's$  adjust ([ir] + B + C),  $ir \leftarrow ir + 1$ Adds the content of the B register and carry (C) to the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags. The C flag is set by a carry according to the radix. Code: Mnemonic MSB LSB ADC [%X]+,%B,n4 0 [10H-n4] 1D50H-1D5FH 1 1 1 1 0 0 1 1 1 ADC [%Y]+,%B,n4 1 1 0 1 0 1 1 1 [10H-n4] 1D70H-1D7FH Flags: Е С Ζ  $\downarrow$ \$ \_ Src: Register direct Mode: **Dst: Register indirect** Extended addressing: Invalid

*Note:* n4 should be specified with a value from 1 to 16.

ADC [%ir],0,n4	Add carry to location [ir reg.] in specified radix
----------------	--

2 cycles

### *Function:* $[ir] \leftarrow N's adjust ([ir] + 0 + C)$

Adds the carry (C) to the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. The C flag is set by a carry according to the radix. This instruction is useful for a carry processing to the highest digit of n based counters.

Code:	Mnem	onic	]	MSE	3								Ι	LSB	
	ADC	[%X],0,	n4	1	1	1	0	1	0	0	0	0	[10H-n4]		1D00H-1D0FH
	ADC	[%Y],0,	n4	1	1	1	0	1	0	0	1	0	[10H-n4]		1D20H–1D2FH
Flags:	E ↓	_	C ↓		2										
Mode:	Dst: F	Register Register ded add	indirect		lid										
Extended operation:		%EXT, [%X],0		[(	)0in		-						m8] + 0 + ( )0H to FFH	'	
	LDB ADC	%EXT, [%Y],0		[F	Fin		-			•			nm8] + 0 + 0 00H to FFH	'	

*Note:* n4 should be specified with a value from 1 to 16.

# **ADC** [%ir]+,0,n4 Add carry to location [ir reg.] in specified radix and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow N's$  adjust ([ir] + 0 + C),  $ir \leftarrow ir + 1$ 

Adds the carry (C) to the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags. The C flag is set by a carry according to the radix. This instruction is useful for a carry processing of n based counters.

Code:	Mnemonic	MSB					LSB							
	ADC [%X]+,0,n4	1 1 1	0 1	0 0	0	1	[10H-n4]	1D10H–1D1FH						
	ADC [%Y]+,0,n4	1 1 1	0 1	0 0	1	1	[10H-n4]	1D30H-1D3FH						
Flags:	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $													
Mode:	Src: Register direct Dst: Register indirect Extended addressing: Invalid													

*Note:* n4 should be specified with a value from 1 to 16.

# ADD %r,%r'

1 cycle

### *Function:* $r \leftarrow r + r'$

Adds the content of the r' register (A or B) to the r register (A or B).

Add r' reg. to r reg.

Code:	Mnemonic	MSE	3											LSB	
	ADD %A,%A	1	1	0	0	1	0	1	1	1	0	0	0	Х	1970H, (1971H)
	ADD %A,%B	1	1	0	0	1	0	1	1	1	0	0	1	Х	1972H, (1973H)
	ADD %B,%A	1	1	0	0	1	0	1	1	1	0	1	0	Х	1974H, (1975H)
	ADD %B,%B	1	1	0	0	1	0	1	1	1	0	1	1	Х	1976H, (1977H)

Flags:EICZ $\downarrow$ - $\uparrow$  $\uparrow$ 

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# ADD %r,imm4 Add immediate data imm4 to r reg.

1 cycle

### *Function:* $r \leftarrow r + imm4$

Adds the 4-bit immediate data imm4 to the r register (A or B).

Code:	Mnemo	onic		MSE	8	-	-	-	-					-	_	LSB	
	ADD	%A,imr	n4	1	1	0	0	1	0	1	0	0	i3	i2	i1	i0	1940H–194FH
	ADD	%B,imr	1	0	1	0	1	i3	i2	i1	i0	1950H–195FH					
Flags:	E ↓	 _															
Mode:	Dst: R	nmedia egister o led add	direct		vali	d											

# ADD %r,[%ir]

Add location [ir reg.] to r reg.

1 cycle

### *Function:* $r \leftarrow r + [ir]$

Adds the content of the data memory addressed by the ir register (X or Y) to the r register (A or B).

Code:	Mnem	onic		MSE	8											LSB	
	ADD	%A,[%]	X]	1	1	0	0	1	0	1	1	0	0	0	0	0	1960H
	ADD	%A,[%`	Y]	1	1	0	0	1	0	1	1	0	0	0	1	0	1962H
	ADD	%B,[%)	X]	1	1	0	0	1	0	1	1	0	0	1	0	0	1964H
	ADD	%B,[%`	Y]	1	1	0	0	1	0	1	1	0	0	1	1	0	1966H
			-	_			-					-			_		
Flags:	E		С		<u>z</u>												
	$\downarrow$	-	↓ ↓		)												
Mode:	Dst: F	Register Register ded add	direct		lid												
Extended operation:				r	← r	+ [	00ir	nm8	3] (	00ir	mm	8 =	000	юн	+ 0	он	to FFH)
	LDB ADD	%EXT, %r,[%ነ		r	← r	+ [	FFii	nm	8] (	FFi	mm	18 =	FF	00H	+(	оон	to FFH)

### ADD %r,[%ir]+ Add location [ir reg.] to r reg. and increment ir reg.

### *Function:* $r \leftarrow r + [ir]$ , $ir \leftarrow ir + 1$

Adds the content of the data memory addressed by the ir register (X or Y) to the r register (A or B). Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	ADD %A,[%X]+	1	1	0	0	1	0	1	1	0	0	0	0	1	1961H
	ADD %A,[%Y]+	1	1	0	0	1	0	1	1	0	0	0	1	1	1963H
	ADD %B,[%X]+	1	1	0	0	1	0	1	1	0	0	1	0	1	1965H
	ADD %B,[%Y]+	1	1	0	0	1	0	1	1	0	0	1	1	1	1967H
<b>F</b> 1		-	7												

Flags:	Е		С	Z	
	$\rightarrow$	Ι	\$	↔	]

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# ADD [%ir],%r

Add r reg. to location [ir reg.]

2 cycles

### *Function:* $[ir] \leftarrow [ir] + r$

Adds the content of the r register (A or B) to the data memory addressed by the ir register (X or Y).

Code:	Mnem	onic		MSE	6											LSB	
	ADD	[%X],%	A	1	1	0	0	1	0	1	1	0	1	0	0	0	1968H
	ADD	[%X],%	в	1	1	0	0	1	0	1	1	0	1	1	0	0	196CH
	ADD	[%Y],%	A	1	1	0	0	1	0	1	1	0	1	0	1	0	196AH
	ADD	[%Y],%	в	1	1	0	0	1	0	1	1	0	1	1	1	0	196EH
Elasa	E		С	- 1	7												
Flags:					<u> </u>												
		_	↓ ↓	<u> </u>	r												
Mode:	Src: F	Register	direct														
	Dst: F	Register	indirec	t													
	Exten	ded add	ressing	: Va	lid												
Extended		%EXT,		-		_	_							_	_		· · · · · · · · · · · · · · · · · · ·
operation:	ADD	[%X],%	5r	[(	)0in	nm8	6] ←	[00	)imr	n8]	+ r	(00	Dimr	n8 :	= 00	000	H + 00H to FFH)
	LDB	%EXT,	imm8														
	ADD	[%Y],%	b <b>r</b>	[F	Fin	nm8	8] ←	FI	=im	m8]	+ r	(F	Fim	m8	= F	F00	)H + 00H to FFH)

# ADD [%ir]+,%r Add r reg. to location [ir reg.] and increment ir reg.

2 cycles

### *Function:* $[ir] \leftarrow [ir] + r$ , $ir \leftarrow ir + 1$

Adds the content of the r register (A or B) to the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	ADD [%X]+,%A	1	1	0	0	1	0	1	1	0	1	0	0	1	1969H
	ADD [%X]+,%B	1	1	0	0	1	0	1	1	0	1	1	0	1	196DH
	ADD [%Y]+,%A	1	1	0	0	1	0	1	1	0	1	0	1	1	196BH
	ADD [%Y]+,%B	1	1	0	0	1	0	1	1	0	1	1	1	1	196FH

Flags:	E		С	Z
	$\downarrow$	Ι	¢	¢

*Mode:* Src: Register direct Dst: Register indirect Extended addressing: Invalid

# ADD [%ir],imm4 Add immediate data imm4 to location [ir reg.]

2 cycles

### *Function:* $[ir] \leftarrow [ir] + imm4$

Adds the 4-bit immediate data imm4 to the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic	MS	В											LSB	
	ADD	[%X],imm4	1	1	0	0	1	0	0	0	0	i3	i2	i1	i0	1900H–190FH
	ADD	[%Y],imm4	1	1	0	0	1	0	0	1	0	i3	i2	i1	i0	1920H–192FH
Flags:	E ↓	I C - ↓		Z ¢												
Mode:	Src: I	mmediate dat	a													
	Dst: I	Register indire	ct													
	Exten	ded addressin	g: V	alid												
Extended operation:		%EXT,imm8 [%X],imm4 %EXT,imm8	[	00in	nm8	8] ←	- [00	)imr	n8]	+ ir	nm₄	4 (C	)0in	nm8	5 = C	0000H + 00H to FFH)
	ADD	[%Y],imm4	[	FFir	nm8	3] ←	- [FI	Fim	m8]	+ i	mm	4 (	FFir	nm	8 =	FF00H + 00H to FFH)

### ADD [%ir]+,imm4 Add immediate data imm4 to location [ir reg.] and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow [ir] + imm4$ ,  $ir \leftarrow ir + 1$ 

Adds the 4-bit immediate data imm4 to the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSB		LSB										
	ADD [%X]+,imm	4 1 1 C	) 0 1 0 0	0 0 1 i3 i2 i1 i0 1910H–191FH										
	ADD [%Y]+,imm	4 1 1 C	0 1 0 0	0 1 1 i3 i2 i1 i0 1930H–193FH										
Flags:	E I (	<mark>Z Z</mark>												
Mode:	Src: Immediate data Dst: Register indirect Extended addressing: Invalid													

# ADD %ir,%BA

Add BA reg. to ir reg.

1 cycle

### *Function:* ir $\leftarrow$ ir + BA

Adds the content of the BA register to the ir register (X or Y). This instruction does not affect the C flag regardless of the operation result.

Code:	Mnemonic	MSE	3											LSB	
	ADD %X,%BA	1	1	1	1	1	1	1	0	1	0	0	0	Х	1FD0H, (1FD1H)
	ADD %Y,%BA	1	1	1	1	1	1	1	0	1	0	0	1	Х	1FD2H, (1FD3H)

Flags:EICZ $\downarrow$ -- $\updownarrow$ 

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

#### ADD %ir,sign8 Add immediate data sign8 to ir reg.

### *Function:* ir $\leftarrow$ ir + sign8

Adds the signed 8-bit immediate data sign8 (-128 to 127) to the ir register (X or Y). This instruction does not affect the C flag regardless of the operation result.

Code:	Mnem	onic		MSE												LSB	
	ADD	%X,sig	n8	0	1	1	0	0	s7	s6	s5	s4	s3	s2	s1	s0	0C00H-0CFFH
	ADD	%Y,sig	า8	0	1	1	0	1	s7	s6	s5	s4	s3	s2	s1	s0	0D00H-0DFFH
Flags:	E ↓	   _	C -	2	2												
Mode:	↓     -     ↓       Src: Immediate data       Dst: Register direct       Extended addressing: Valid																
Extended operation:		%EXT, %ir,sig	sigi	n16	(uj	ope	r 8-	bit:	imn	18, I	low	er 8	-bit: sign8)				

# AND %r,%r'

Logical AND of r' reg. and r reg.

1 cycle

### *Function:* $r \leftarrow r \land r'$

Performs a logical AND operation of the content of the r' register (A or B) and the content of the r register (A or B), and stores the result in the r register.

Code:	M
couc.	1.11

e:	Mnemonic	MSB	3											LSB	
	AND %A,%A	1	1	0	1	0	0	1	1	1	0	0	0	Х	1A70H, (1A71H)
	AND %A,%B	1	1	0	1	0	0	1	1	1	0	0	1	Х	1A72H, (1A73H)
	AND %B,%A	1	1	0	1	0	0	1	1	1	0	1	0	Х	1A74H, (1A75H)
	AND %B,%B	1	1	0	1	0	0	1	1	1	0	1	1	Х	1A76H, (1A77H)

Е	-	С	Z
$\downarrow$	1	—	\$

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

### AND %r,imm4 Logical AND of immediate data imm4 and r reg.

### *Function:* $r \leftarrow r \land imm4$

Performs a logical AND operation of the 4-bit immediate data imm4 and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnemon	nic		MSE	3											LSB	
	AND %	%A,imr	n4	1	1	0	1	0	0	1	0	0	i3	i2	i1	i0	1A40H–1A4FH
	AND %	AND %B,imm4			1	0	1	0	0	1	0	1	i3	i2	i1	i0	1A50H–1A5FH
Flags:	E ↓	 _	C -	Z ↓													
Mode:	Src: Immediate data Dst: Register direct Extended addressing: Invalid																

# AND %F,imm4

Logical AND of immediate data imm4 and F reg.

1 cycle

### *Function:* $F \leftarrow F \land imm4$

Performs a logical AND operation of the 4-bit immediate data imm4 and the content of the F (flag) register, and stores the result in the r register. It is possible to reset any flag.

Code:	Mnemo	onic	1	MSE	3											LSB	
	AND	%F,imm	า4	1	0	0	0	0	1	0	0	0	i3	i2	i1	i0	1080H–108FH
Flares	<b>_</b>	1	<u> </u>	-	7	1											
Flags:		I	U	4	<u> </u>												
	$\downarrow$	$\downarrow$	$\downarrow$	,	ŀ												

*Mode:* Src: Immediate data Dst: Register direct Extended addressing: Invalid

# AND %r,[%ir]

### *Function:* $r \leftarrow r \land [ir]$

Performs a logical AND operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnem	onic	]	MSB												LSB	
	AND	%A,[%X	(]	1	1	0	1	0	0	1	1	0	0	0	0	0	1A60H
	AND	%A,[%`	[]	1	1	0	1	0	0	1	1	0	0	0	1	0	1A62H
	AND	%B,[%)	(]	1	1	0	1	0	0	1	1	0	0	1	0	0	1A64H
	AND	%B,[%`	[]	1	1	0	1	0	0	1	1	0	0	1	1	0	1A66H
Flags:	E ↓	   _	C -		7												
Mode:	↓     -     ↓       Src: Register indirect       Dst: Register direct       Extended addressing: Valid																
Extended operation:												to FFH) to FFH)					

AND %r,[%ir]+ Logical AND of location [ir reg.] and r reg. and increment ir reg. 1 cycle

### *Function:* $r \leftarrow r \land [ir]$ , $ir \leftarrow ir + 1$

Performs a logical AND operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register. Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3				_			_	_			LSB	
	AND %A,[%X]+	1	1	0	1	0	0	1	1	0	0	0	0	1	1A61H
	AND %A,[%Y]+	1	1	0	1	0	0	1	1	0	0	0	1	1	1A63H
	AND %B,[%X]+	1	1	0	1	0	0	1	1	0	0	1	0	1	1A65H
	AND %B,[%Y]+	1	1	0	1	0	0	1	1	0	0	1	1	1	1A67H

Flags:  $\begin{bmatrix} \mathsf{E} & \mathsf{I} \\ \downarrow & - \end{bmatrix}$ 

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

С

# AND [%ir],%r Logical AND of r reg. and location [ir reg.]

*Function:*  $[ir] \leftarrow [ir] \land r$ 

Performs a logical AND operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnem	onic		MSE	3											LSB	
	AND	[%X],%	A	1	1	0	1	0	0	1	1	0	1	0	0	0	1A68H
	AND	[%X],%	В	1	1	0	1	0	0	1	1	0	1	1	0	0	1A6CH
	AND	[%Y],%	A	1	1	0	1	0	0	1	1	0	1	0	1	0	1A6AH
	AND	[%Y],%	В	1	1	0	1	0	0	1	1	0	1	1	1	0	1A6EH
				-	-												
Flags:	E		С		<u>z</u>												
	$\downarrow$	-	_														
Mode:	↓     -     ↓       Mode:     Src: Register direct       Dst: Register indirect       Extended addressing: Valid																
Extended operation:	d LDB %EXT,imm8													n8 :	= 00	)00l	H + 00H to FFH)
	LDB %EXT,imm8 AND [%Y],%r [FFimm8] $\leftarrow$ [FFimm8] $\land$													ım8	= F	FOC	0H + 00H to FFH)

**AND** [%ir]+,%r Logical AND of r reg. and location [ir reg.] and increment ir reg. 2 cycles

### *Function:* $[ir] \leftarrow [ir] \land r$ , $ir \leftarrow ir + 1$

Performs a logical AND operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3	-		-						-		LSB	
	AND [%X]+,%A	1	1	0	1	0	0	1	1	0	1	0	0	1	1A69H
	AND [%X]+,%B	1	1	0	1	0	0	1	1	0	1	1	0	1	1A6DH
	AND [%Y]+,%A	1	1	0	1	0	0	1	1	0	1	0	1	1	1A6BH
	AND [%Y]+,%B	1	1	0	1	0	0	1	1	0	1	1	1	1	1A6FH

Flags:	E	I	С	Z
	$\rightarrow$	-	-	\$

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# AND [%ir],imm4 Logical AND of immediate data imm4 and location [ir reg.] 2 cycles

Function: [ir] ← [ir] ∧ imm4
Performs a logical AND operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnem	onic	MSE	5											LSB	
	AND	[%X],imm4	1	1	0	1	0	0	0	0	0	i3	i2	i1	i0	1A00H–1A0FH
	AND	[%Y],imm4	1	1	0	1	0	0	0	1	0	i3	i2	i1	i0	1A20H–1A2FH
Flags:	E ↓	I C 	2	7												
Mode:	Src: I	mmediate data														
	Dst: F	Register indirec	t													
	Exten	ded addressing	: Va	lid												
Extended operation:		%EXT,imm8 [%X],imm4 %EXT,imm8 [%Y],imm4	•				•					,				0000H + 00H to FFH) FF00H + 00H to FFH)

# AND [%ir]+, imm4 Logical AND of immediate data imm4 and location [ir reg.] and increment ir reg. 2 cycles

### *Function:* $[ir] \leftarrow [ir] \land imm4, ir \leftarrow ir + 1$

Performs a logical AND operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	AND [%X]+,imm4	1	1	0	1	0	0	0	0	1	i3	i2	i1	i0	1A10H–1A1FH
	AND [%Y]+,imm4	1	1	0	1	0	0	0	1	1	i3	i2	i1	i0	1A30H–1A3FH

Flags:

Е		С	Z
$\downarrow$	_	-	¢

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

### BIT %r,%r' Test

### Test bit of r reg. with r' reg.

*Function:*  $r \wedge r'$ 

Performs a logical AND of the content of the r' register (A or B) and the content of the r register (A or B) to check the bits of the r register. The Z flag is changed due to the operation result, but the content of the register is not changed.

Code:	Mnemo	onic	1	MSE	3											LSB	
	BIT 9	6A,%A		1	1	0	1	0	1	1	1	1	0	0	0	Х	1AF0H, (1AF1H)
	BIT 9	6A,%B		1	1	0	1	0	1	1	1	1	0	0	1	Х	1AF2H, (1AF3H)
	BIT 9	6B,%A		1	1	0	1	0	1	1	1	1	0	1	0	Х	1AF4H, (1AF5H)
	BIT %	6B,%B		1	1	0	1	0	1	1	1	1	0	1	1	Х	1AF6H, (1AF7H)
<b>F</b> 1			0	- 1	7	1											
Flags:	E		C	∠	<u> </u>												

Flags:	E		С	Z	
	$\downarrow$	-	Ι	€	

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# BIT %r,imm4

Test bit of r reg. with immediate data imm4

1 cycle

### *Function:* r ∧ imm4

Performs a logical AND of the 4-bit immediate data imm4 and the content of the r register (A or B) to check the bits of the r register. The Z flag is changed due to the operation result, but the content of the register is not changed.

Code:	Mnemonic	MSE	3		-		-	-	-					LSB	
	BIT %A,imm4	1	1	0	1	0	1	1	0	0	i3	i2	i1	i0	1AC0H–1ACFH
	BIT %B,imm4	1	1	0	1	0	1	1	0	1	i3	i2	i1	i0	1AD0H–1ADFH

Flags:	E	I	С	Z
	$\rightarrow$	Ι	Ι	\$

Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

# BIT %r,[%ir]

Test bit of r reg. with location [ir reg.]

1 cycle

*Function:*  $r \land [ir]$ 

Performs a logical AND of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B) to check the bits of the r register. The Z flag is changed due to the operation result, but the content of the register is not changed.

Code:	Mnem	onic			MSE	8											LSB	
	BIT	%A,[%	οX]		1	1	0	1	0	1	1	1	0	0	0	0	0	1AE0H
	BIT	%A,[%	•Y]		1	1	0	1	0	1	1	1	0	0	0	1	0	1AE2H
	BIT	%B,[%	δX]		1	1	0	1	0	1	1	1	0	0	1	0	0	1AE4H
	BIT	%B,[%	5Y]		1	1	0	1	0	1	1	1	0	0	1	1	0	1AE6H
Flags:	E ↓			C -	2	2												
Mode:	Src: R Dst: R Exten	egiste	er c	lirect		lid												
Extended operation:		%EX %r,[% %EX %r,[%	6Χ T,i	] mm8		•			8] (C 8] (F									FH) FH)

BIT %r,[%ir]+ Test bit of r reg. with location [ir reg.] and increment ir reg. 1 cycle

### *Function:* $r \land [ir]$ , $ir \leftarrow ir + 1$

Performs a logical AND of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B) to check the bits of the r register. The Z flag is changed due to the operation result, but the content of the register is not changed. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	BIT %A,[%X]+	1	1	0	1	0	1	1	1	0	0	0	0	1	1AE1H
	BIT %A,[%Y]+	1	1	0	1	0	1	1	1	0	0	0	1	1	1AE3H
	BIT %B,[%X]+	1	1	0	1	0	1	1	1	0	0	1	0	1	1AE5H
	BIT %B,[%Y]+	1	1	0	1	0	1	1	1	0	0	1	1	1	1AE7H
			-												

Flags:

	E		С	Z
$\downarrow$ $  \uparrow$	$\downarrow$	_	_	\$

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# BIT [%ir],%r

Test bit of location [ir reg.] with r reg.

*Function:*  $[ir] \land r$ 

Performs a logical AND of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y) to check the bits of the memory. The Z flag is changed due to the operation result, but the content of the memory is not changed.

Code:	Mnem	onic	]	MSB						-			-	-		LSB	
	BIT	[%X],%A	۱	1	1	0	1	0	1	1	1	0	1	0	0	0	1AE8H
	BIT	[%X],%E	3	1	1	0	1	0	1	1	1	0	1	1	0	0	1AECH
	BIT	[%Y],%A	١	1	1	0	1	0	1	1	1	0	1	0	1	0	1AEAH
	BIT	[%Y],%E	3	1	1	0	1	0	1	1	1	0	1	1	1	0	1AEEH
Flags:	E ↓	  -	C -	2	7												
Mode:	Dst: F	Register Register ded add	indirec		lid												
Extended operation:		%EXT, [%X],%		[0	00im	nm8	s] ^	r (C	00in	nm8	6 = 0	000	он ·	+ 00	DH t	o Fl	FH)
	LDB BIT	%EXT, [%Y],%		[F	Fin	nm8	8] ^	r (F	Fir	ոՠն	3 =	FFC	0H	+ 0	ОH	to F	FH)

BIT [%ir]+,%r Test bit of location [ir reg.] with r reg. and increment ir reg. 1 cycle

### *Function:* $[ir] \land r$ , $ir \leftarrow ir + 1$

Performs a logical AND of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y) to check the bits of the memory. The Z flag is changed due to the operation result, but the content of the memory is not changed. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8											LSB	
	BIT [%X]+,%A	1	1	0	1	0	1	1	1	0	1	0	0	1	1AE9H
	BIT [%X]+,%B	1	1	0	1	0	1	1	1	0	1	1	0	1	1AEDH
	BIT [%Y]+,%A	1	1	0	1	0	1	1	1	0	1	0	1	1	1AEBH
	BIT [%Y]+,%B	1	1	0	1	0	1	1	1	0	1	1	1	1	1AEFH

Flags: E

- I C -
- Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# BIT [%ir], imm4 Test bit of location [ir reg.] with immediate data imm4

1 cycle

Function:	[ir] ∧ [	imm4														
	Perfor	rms a logical AI	ND	of th	le 4	-bit	im	med	liat	te da	ata	imn	n4	and	the	content of the data memory
	addre	ssed by the ir re	egis	ter (	X o	rY)	) to	che	ck 1	the	bits	oft	the	mei	nor	y. The Z flag is changed due
		operation result	0													
		- p	,									J			8	
Code:	Mnem	ionic 1	MSB	5											LSB	
	BIT         [%X],imm4         1         1         0         1         0         1         0         0         i3         i2         i1         i0         1A80H–1A8FH           BIT         [%Y],imm4         1         1         0         1         0         1         0         i3         i2         i1         i0         1A80H–1A8FH															
	BIT [%Y],imm4         1         1         0         1         0         1         0         i3         i2         i1         i0         1AA0H–1AAFH															
Flags:																
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $															
Mode:	Cno. I	mmediate data														
Mode:																
		Register indirect		1. 1												
	Exten	ded addressing	; va	na												
Extended	LDB	%EXT,imm8														
operation:		[%X],imm4	10	)0im	m8'		imm	n4 (	00	imm	n8 =	00	00	H + I	оон	to FFH)
operation.			10	/01111				,	00		10 -		00		0011	
	LDB	%EXT,imm8														
	BIT	[%Y],imm4	[F	Fim	m8	] ^	imn	า4	(FF	imn	n8 =	= FF	-00	)H +	00H	I to FFH)

# BIT [%ir]+, imm4 Test bit of location [ir reg.] with immediate data imm4 and increment ir reg. 1 cycle

### *Function:* $[ir] \land imm4, ir \leftarrow ir + 1$

Performs a logical AND of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y) to check the bits of the memory. The Z flag is changed due to the operation result, but the content of the memory is not changed. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8	_	-	-		-	-			-	-	LSB	
	BIT [%X]+,imm4	1	1	0	1	0	1	0	0	1	i3	i2	i1	i0	1A90H–1A9FH
	BIT [%Y]+,imm4	1	1	0	1	0	1	0	1	1	i3	i2	i1	i0	1AB0H–1ABFH

Flags:

Е	I	С	Z
$\downarrow$	—	—	\$

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

CALR	[addr6] Call subroutine at relative la	ocation [addr6]	2 cycles
Function	a: ([(SP1-1)*4+3]~[(SP1-1)*4]) ← PC + 1, SP1 ← S (addr6 = 0000H-003FH) Saves the address next to this instruction to th of the data memory (0000H-003FH) specified call the subroutine started from the address. B this instruction +0 to 15.	e stack as a return address, then ac with the addr6 to that address to u	unconditionally
Code:	Mnemonic MSB	LSB	
	CALR [addr6]         1         1         1         1         0         0	a5 a4 a3 a2 a1 a0 1F00H-1F3	FH
Flags:	E         I         C         Z           ↓         -         -         -		
Mode:	6-bit absolute		

Extended addressing: Invalid

# CALR sign8 Call subroutine at relative location sign8

1 cycle

Function: ([(SP1-1)\*4+3]~[(SP1-1)\*4]) ← PC + 1, SP1 ← SP1 - 1, PC ← PC + sign8 + 1 (sign8 = -128~127) Saves the address next to this instruction to the stack as a return address, then adds the related address specified with the sign8 to that address to unconditionally call the subroutine started from the address. Branch destination range is the next address of this instruction -128 to +127.

Code:	Mnemonic	MS	3	-	_		-							LSB	
	CALR sign8	0	0	0	1	0	s7	s6	s5	s4	s3	s2	s1	s0	0200H-02FFH
Flags:	E         I         C           ↓         -         -		Z -				-								
Mode:	Signed 8-bit PC rel Extended addressin		alid												
Extended operation:	LDB %EXT,imm8 CALR sign8	F	PC <	– P	, C +	sig	n16	+ 1	,	-/					I $\leftarrow$ SP1 - 1, n8, lower 8-bit: sign8)

# **CALZ imm8** Call subroutine at location imm8

*Function:* ([(SP1-1)\*4+3]~[(SP1-1)\*4]) ← PC + 1, SP1 ← SP1 - 1, PC ← imm8 Saves the address next to this instruction to the stack as a return address, then unconditionally calls the subroutine started from the address (0000H–00FFH) specified with the imm8.

Code:	Mnemo	nic		MSE	3											LSB	
	CALZ	imm8	0	1	1	i7	i6	i5	i4	i3	i2	i1	i0	0300H-03FFH			
Flags:	E	I															
	$\downarrow$	-	-	-	_												

*Mode:* Immediate data Extended addressing: Invalid

# CLR [addr6], imm2 Clear bit imm2 in location [addr6]

2 cycles

Function: [addr6] ← [addr6] ∧ not (2<sup>imm2</sup>) (addr6 = 0000H-003FH or FFC0H-FFFFH) Clears the bit specified with the imm2 in the data memory specified with the addr6 to "0".

Code:	Mnemonic	MSE	8											LSB	
	CLR [00addr6],imm2	1	0	1	0 0 i1 i0 a5 a4 a3 a2 a1 a										1400H–14FFH
	CLR [FFaddr6],imm2	1	0	1	0	1	i1	i0	a5	a4	a3	a2	a1	a0	1500H–15FFH

Flags:EICZ $\downarrow$ -- $\uparrow$ 

*Mode:* Src: Immediate data Dst: 6-bit absolute Extended addressing: Invalid

# CMP %r,%r'

### Compare r reg. with r' reg.

1 cycle

Function: r - r'

Subtracts the content of the r' register (A or B) from the content of the r register (A or B). It changes the flags (Z and C), but does not change the content of the register.

Code:	Mnemonic	MSB											LSB	
	CMP %A,%A	1 1	1	1	0	0	1	1	1	X	0	0	0	1E70H, (1E78H)
	CMP %A,%B	1 1	1	1	0	0	1	1	1	Х	0	1	0	1E72H, (1E7AH)
	CMP %B,%A	1 1	1	1	0	0	1	1	1	Х	1	0	0	1E74H, (1E7CH)
	CMP %B,%B	1 1	1	1	0	0	1	1	1	Х	1	1	0	1E76H, (1E7EH)
			_											
Flags:	EIC	Z												
	$\downarrow$ – $\downarrow$	\$	(r	≠ r'	)									
	$\downarrow$ – $\downarrow$	$\uparrow$	] (r	= r'	)									
Mode:	Src: Register direc	t												

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# CMP %r,imm4

Compare r reg. with immediate data imm4

1 cycle

### Function: r - imm4

Subtracts the 4-bit immediate data imm4 from the content of the r register (A or B). It changes the flags (Z and C), but does not change the content of the register.

Code:	Mnemonic	MSB	3											LSB	
	CMP %A,imm4	1	1	1	1	0	0	1	0	0	i3	i2	i1	i0	1E40H–1E4FH
	CMP %B,imm4	1	1	1	1	0	0	1	0	1	i3	i2	i1	i0	1E50H–1E5FH
		-													

# Flags:EICZ $\downarrow$ - $\uparrow$ $\uparrow$

Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

# CMP %r,[%ir]

Compare r reg. with location [ir reg.]

1 cycle

1 cycle

Function: r - [ir]

Subtracts the content of the data memory addressed by the ir register (X or Y) from the content of the r register (A or B). It changes the flags (Z and C), but does not change the content of the register.

Code:	Mnem	onic		MSE	3		_									LSB	
	CMP	%A,[%]	X]	1	1	1	1	0	0	1	1	0	0	0	0	0	1E60H
	CMP	%A,[%`	Y]	1	1	1	1	0	0	1	1	0	0	0	1	0	1E62H
	CMP	%B,[%]	X]	1	1	1	1	0	0	1	1	0	0	1	0	0	1E64H
	CMP	%B,[%`	Y]	1	1	1	1	0	0	1	1	0	0	1	1	0	1E66H
Flags:	E ↓	$\begin{array}{c c c c c c c c c c c c c c c c c c c $															
Mode:	Src: F																
		Register															
		ded add		: Va	lid												
Extended operation:	LDB	%EXT,	imm8 (] imm8	r	- [0			, v					)H + 0H ·				FH)

CMP %r,[%ir]+ Compare r reg. with location [ir reg.] and increment ir reg.

### *Function:* r - [ir], $ir \leftarrow ir + 1$

Subtracts the content of the data memory addressed by the ir register (X or Y) from the content of the r register (A or B). It changes the flags (Z and C), but does not change the content of the register. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	CMP %A,[%X]+	1	1	1	1	0	0	1	1	0	0	0	0	1	1E61H
	CMP %A,[%Y]+	1	1	1	1	0	0	1	1	0	0	0	1	1	1E63H
	CMP %B,[%X]+	1	1	1	1	0	0	1	1	0	0	1	0	1	1E65H
	CMP %B,[%Y]+	1	1	1	1	0	0	1	1	0	0	1	1	1	1E67H

Flag

zs:	E	I	С	Z	
	$\downarrow$	_	\$	\$	

Mode: Src: Register indirect **Dst: Register direct** Extended addressing: Invalid

# **CMP** [%ir],%r Compare location [ir reg.] with r reg.

1 cycle

Function: [ir] - r

Subtracts the content of the r register (A or B) from the content of the data memory addressed by the ir register (X or Y). It changes the flags (Z and C), but does not change the content of the memory.

Code:	Mnem	onic		MSE	3											LSB	
	CMP	[%X],%	A	1	1	1	1	0	0	1	1	0	1	0	0	0	1E68H
	CMP	[%X],%	ЪB	1	1	1	1	0	0	1	1	0	1	1	0	0	1E6CH
	CMP	[%Y],%	A	1	1	1	1	0	0	1	1	0	1	0	1	0	1E6AH
	CMP	[%Y],%	В	1	1	1	1	0	0	1	1	0	1	1	1	0	1E6EH
Flags:	E ↓	   _	C ¢		<u>Z</u>												
Mode:	Dst: F	Register Register ded add	indirec		lid												
Extended operation:		, ,	5r imm8	•				,								o FF	Ή) FH)

**CMP** [%ir]+,%r Compare location [ir reg.] with r reg. and increment ir reg. 1 cycle

### *Function:* [ir] - r, ir $\leftarrow$ ir + 1

Subtracts the content of the r register (A or B) from the content of the data memory addressed by the ir register (X or Y). It changes the flags (Z and C), but does not change the content of the memory. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3		_				-		-	LSB 0 0 1 1E69H 1 0 1 1E6DH 0 1 1 1E6BH			
	CMP [%X]+,%A	1	1	1	1	0	0	1	1	0	1	0	0	1	1E69H
	CMP [%X]+,%B	1	1	1	1	0	0	1	1	0	1	1	0	1	1E6DH
	CMP [%Y]+,%A	1	1	1	1	0	0	1	1	0	1	0	1	1	1E6BH
	CMP [%Y]+,%B	1	1	1	1	0	0	1	1	0	1	1	1	1	1E6FH

Flags:	E	I	С	Z
	$\rightarrow$	-	\$	¢

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# CMP [%ir],imm4 Compare location [ir reg.] with immediate data imm4

1 cycle

#### Function: [ir] - imm4 Subtracts the 4-bit immediate data imm4 from the content of the data memory addressed by the ir register (X or Y). It changes the flags (Z and C), but does not change the content of the memory. Code: Mnemonic MSB LSB CMP [%X],imm4 1 1 1 1 0 0 0 0 0 i3 i2 i1 i0 1E00H-1E0FH CMP [%Y],imm4 1 1 1 1 0 0 0 1 0 i3 i2 i1 i0 1E20H-1E2FH Flags: Ε С $\downarrow$ 1 \_ Mode: Src: Immediate data Dst: Register indirect Extended addressing: Valid Extended LDB %EXT,imm8 operation: CMP [%X],imm4 [00imm8] - imm4 (00imm8 = 0000H + 00H to FFH) %EXT,imm8 LDB CMP [%Y],imm4 [FFimm8] - imm4 (FFimm8 = FF00H + 00H to FFH)

CMP [%ir]+, imm4 Compare location [ir reg.] with immediate data imm4 and increment ir reg. 1 cycle

### *Function:* [ir] - imm4, ir $\leftarrow$ ir + 1

Subtracts the 4-bit immediate data imm4 from the content of the data memory addressed by the ir register (X or Y). It changes the flags (Z and C), but does not change the content of the memory. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	CMP [%X]+,imm4	1	1	1	1	0	0	0	0	1	i3	i2	i1	i0	1E10H–1E1FH
	CMP [%Y]+,imm4	1	1	1	1	0	0	0	1	1	i3	i2	i1	i0	1E30H–1E3FH

Flags:

- Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

# CMP %ir,imm8 Compare ir reg. with immediate data imm8

Function: ir - imm8

Subtracts the 8-bit immediate data imm8 from the content of the ir register (X or Y). It changes the flags (Z and C), but does not change the register.

Code:	Mnem	onic	1	MSB	;							LS	В
	CMP	%X,imr	n8	0	1	1	1	0	[	FFH	-imm8	]	0E00H-0EFFH
	CMP	%Y,imn	า8	0	1	1	1	1	[	FFH	-imm8	]	0F00H-0FFFH
Flags:	E ↓	 _	C ¢	Z	2								
Mode:	Dst: R	nmedia egister o led add	direct	: Va	lid								
Extended operation:		%EXT,i %ir,imn	-	ir	- in	1m1	6 (	upp	er 8-bit	: FFH	- imm8	, lowe	r 8-bit: imm8')

# DEC [addr6]Decrement location [addr6]2 cycles

*Function:* [addr6] ← [addr6] - 1 (addr6 = 0000H-003FH) Decrements (-1) the content of the data memory addressed by the addr6.

Code:	Mnemo	onic	3											LSB			
	DEC	[addr6]		1	0	0	0	0	0	0	a5	a4	a3	a2	a1	a0	1000H–103FH
		1		_	_												
Flags:	E		С		Z												
	$\downarrow$	-	\$		\$												

*Mode:* 6-bit absolute addressing Extended addressing: Invalid

# DEC [ir],n4 Decrement location [ir] in specified radix

Function: [ir] ← N's adjust ([ir] - 1) Decrements (-1) the content of the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix.

Code:	Mnem	onic	MSB												LSB		
	DEC	[%X],n4	1	1	1	0	0	1	0	0	0	n3	n2	2 n1	n0	1C80H-1C8FH	
	DEC	[%Y],n4	1	1	1	0	0	1	0	1	0	n3	n2	2 n1	n0	1CA0H-1CAFH	
Flags:	E ↓	I C - ↓	Z	-													
Mode:	Dst: R	mmediate data Register indirec ded addressing	t	lid													
	LAtein		. vu	nu													
Extended	LDB	%EXT,imm8															
operation:	DEC	[%X],n4	[C	0in	nm8	8] ←	N's	s ad	ljust	([0	0im	m8	] -	1) (	00in	m8 = 0000H + 00H	to FFH)
	LDB DEC	%EXT,imm8 [%Y],n4	[F	Fir	nm8	3] ←	- N's	s ac	ljust	: ([F	Fin	nm8	3] -	1)	(FFir	nm8 = FF00H + 00H	to FFH)
Note:		ould be specifie the machine c									Wh	en 1	<b>16</b> i	is sp	ecifi	ed for n4, the low-or	der 4

<b>EC</b> [ir]+,n4 Decrement location [ir] in specified radix and increment ir reg. 2 cycl	es
--	----

*Function:*  $[ir] \leftarrow N$ 's adjust ([ir] - 1), ir  $\leftarrow ir + 1$ 

Decrements (-1) the content of the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	DEC [%X]+,n4	1	1	1	0	0	1	0	0	1	n3	n2	n1	n0	1C90H-1C9FH
	DEC [%Y]+,n4	1	1	1	0	0	1	0	1	1	n3	n2	n1	n0	1CB0H-1CBFH

Flags:	Е	I	С	Z	
	$\downarrow$	-	$\uparrow$	\$	

- *Mode:* Src: Immediate data Dst: Register indirect Extended addressing: Invalid
- *Note:* n4 should be specified with a value from 1 to 16. When 16 is specified for n4, the low-order 4 bits of the machine code (n3–n0) become 0000B.

# **DEC %sp** Decrement stack pointer

*Function:*  $sp \leftarrow sp - 1$ 

Decrements (-1) the content of the stack pointer sp (SP1 or SP2). This instruction does not change the C flag regardless of the operation result.

Code:	Mnemo	onic	3	LSB													
	DEC	%SP1		1	1	1	1	1	1	1	1	0	0	0	0	0	1FE0H
	DEC	%SP2		1	1	1	1	1	1	1	1	0	0	1	0	0	1FE4H
		1	-			1											
Flags:	E		С		<u> </u>												
	$\downarrow$	-	_		1												
		_															

Mode: Register direct Extended addressing: Invalid

EΧ	%A,%B	

Exchange A reg. and B reg.

1 cycle

### **Function:** $A \leftrightarrow B$

Exchanges the contents of the A register and B register.

Code:	Mnemo	nic	MSB												LSB				
	EX %	1	1	1	1	1	1	1	1	1	0	1	1	1	1FF7H				
Flags:	F	1	С		7	1													
1 14851	↓	-	-	_															
Mode:	Src: Register direct Dst: Register direct					-													

Extended addressing: Invalid

# EX %r,[%ir]

### Exchange r reg. and location [ir reg.]

2 cycles

### **Function:** $r \leftrightarrow [ir]$

Exchanges the contents of the r register (A or B) and data memory addressed by the ir register (X or Y).

Code:	Mnem	onic	1	3	LSB												
	EX %	6A,[%X]		1	0	0	0	0	1	1	1	1	1	0	0	0	10F8H
	EX %	6A,[%Y]		1	0	0	0	0	1	1	1	1	1	0	1	0	10FAH
	EX %	6B,[%X]		1	0	0	0	0	1	1	1	1	1	1	0	0	10FCH
	EX %	6B,[%Y]		1	0	0	0	0	1	1	1	1	1	1	1	0	10FEH
Flags:	E ↓	  -	C -	-	<u>Z</u>												
Mode:	Src: Register indirect																
	Dst: R	legister o	direct														
	Extend	ded add	ressing	: Va	lid												
Extended operation:		%r,[%X %EXT,i	%EXT,imm8 %r,[%X] r ↔ [00imma %EXT,imm8 %r,[%Y] r ↔ [FFimm														

EX %r,[%ir]+	Exchange r reg. and location [ir reg.] and increment ir reg.	2 cycles
--------------	--	----------

### *Function:* $r \leftrightarrow [ir]$ , $ir \leftarrow ir + 1$

Exchanges the contents of the r register (A or B) and data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8		_		LSB								
	EX %A,[%X]+	1	0	0	0	0	1	1	1	1	1	0	0	1	10F9H
	EX %A,[%Y]+	1	0	0	0	0	1	1	1	1	1	0	1	1	10FBH
	EX %B,[%X]+	1	0	0	0	0	1	1	1	1	1	1	0	1	10FDH
	EX %B,[%Y]+	1	0	0	0	0	1	1	1	1	1	1	1	1	10FFH

Flags:

Е	I	С	Z
$\downarrow$	Ι	-	-

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# HALT Set CPU to HALT mode

2 cycles

Function: Halt

Sets the CPU to HALT status.

The CPU stops operating, thus the power consumption is reduced. Peripheral circuits such as the oscillation circuit still operate.

An interrupt causes it to return from HALT status to the normal program execution status.

Code:	Mnemo	nic	]	MSB													LSB			
	HALT			1	1	1	1	1	1	1	1	1	1	1	0	0	1FFCH			
			-																	
Flags:	E		С	2	Z															
	$\rightarrow$	Ι	-	-	-															

INC	[addr6]
-----	---------

### Increment location [addr6]

2 cycles

Function:  $[addr6] \leftarrow [addr6] + 1$ (addr6 = 0000H-003FH)

(addr6 = 0000H - 003FH)

Increments (+1) the content of the data memory addressed by the addr6.

Code:	Mnemo	Inemonic MSB							LSB								
	INC [	INC [addr6]				0	0	0	0	1	a5	a4	a3	a2	a1	a0	1040H–107FH
Flags:	F	1	C		7												
Tugs.	 ↓	-	0 ↔		t												
		* * *															

*Mode:* 6-bit absolute Extended addressing: Invalid

# INC [ir],n4 Increment location [ir] in specified radix

Function: $[ir] \leftarrow N$ 's adjust ([ir] + 1)Increments (+1) the content of the data memory addressed by the ir register (X or Y). The<br/>operation result is adjusted with n4 as the radix.

Code:	Mnem	onic	MSB								LSB		
	INC	[%X],n4	1 1	1	0	1	1	0	0	0	[10H-n4]	1D80H–1D8FH	
	INC	[%Y],n4	1 1	1	0	1	1	0	1	0	[10H-n4]	1DA0H–1DAFH	
Flags:	E ↓	I C - ↓	Z ↓										
Mode:		mmediate data											
	Dst: F	Register indirec	t										
	Exten	ded addressing	: Valid										
Extended	LDB	%EXT,imm8											
operation:		[%X],n4	[00im	m8]	$\leftarrow$	N's	ad	just	([0	0im	m8] + 1) (00in	nm8 = 0000H + 00H te	o FFH)
	LDB	%EXT,imm8											
	INC	[%Y],n4	[FFin	nm8]	$  \leftarrow$	N's	ad	ljust	: ([F	Fim	1) (FFi	mm8 = FF00H + 00H 1	to FFH)
Note:	n4 sho	ould be specifie	d with	a va	lue	froi	m 1	to	16.				

INC	[ir]+,n4	Increment location [in	r] in specified i	radix and incre	ment ir reg.	2 cycles
-----	----------	------------------------	-------------------	-----------------	--------------	----------

*Function:*  $[ir] \leftarrow N$ 's adjust ([ir] + 1), ir  $\leftarrow$  ir + 1

Increments (+1) the content of the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3								LSB	
	INC [%X]+,n4	1	1	1	0	1	1	0	0	1	[10H-n4]	1D90H-1D9FH
	INC [%Y]+,n4	1	1	1	0	1	1	0	1	1	[10H-n4]	1DB0H-1DBFH

Flags:EICZ $\downarrow$ - $\uparrow$  $\uparrow$ 

*Mode:* Src: Immediate data Dst: Register indirect Extended addressing: Invalid

*Note:* n4 should be specified with a value from 1 to 16.

### INC %sp Increment stack pointer

*Function:*  $sp \leftarrow sp + 1$ 

Increments (+1) the content of the stack pointer sp (SP1 or SP2). This instruction does not change the C flag regardless of the operation result.

Code:	Mnemo	nic		MSE	3								-			LSB	
	INC 9	6SP1		1	1	1	1	1	1	1	1	0	1	0	0	0	1FE8H
	INC 9	6SP2		1	1	1	1	1	1	1	1	0	1	1	0	0	1FECH
			-		_	1											
Flags:	E		C	4	<u> </u>												
	$\downarrow$	-	-		\$												
Mada	Destate					-											

*Mode:* Register direct Extended addressing: Invalid

Software interrupt

3 cycles

Function:  $[SP2-1] \leftarrow F, SP2 \leftarrow SP2 - 1, ([(SP1-1)*4+3]~[(SP1-1)*4]) \leftarrow PC + 1, SP1 \leftarrow SP1 - 1, PC \leftarrow imm6$ (imm6 = 0100H-013FH)

Saves the content of the F register and the return address (this instruction address + 1) to the stack, then executes the software interrupt routine that starts from the vector address (0100H–013FH) specified by the imm6.

Code:	Mnemo	nic	1	MSE	3											LSB	
	INT in	nm6		1	1	1	1	1	1	0	i5	i4	i3	i2	i1	i0	1F80H–1FBFH
Flags:	E	I	С		<u>Z</u>			_							-		
0	$\downarrow$	-	_	-	-												

- *Mode:* Immediate data Extended addressing: Invalid
- *Note:* The RETI instruction, which returns the content of the F register, should be used for returning from the interrupt routine that is executed by this instruction.

# **JP %Y** Indirect jump using Y reg.

1 cycle

# *Function:* $PC \leftarrow Y$

Loads the content of the Y register into the PC to branch unconditionally.

Code:	Mnemo	nic		MSE	3											LSB	
	JP %`	Y		1	1	1	1	1	1	1	1	1	0	0	1	Х	1FF2H, (1FF3H)
Flags:	E	I	С		Z	]											
0	$\downarrow$	-	-	-	_												
Mode:	Registe Extend			r In	vali	id											

# JR %A

Jump to relative location A reg.

1 cycle

### *Function:* $PC \leftarrow PC + A + 1$

Adds the content of the A register to the address next to this instruction, to unconditionally branch to that address. Branch destination range is the next address of this instruction +0 to 15.

Code:	Mnemo	nic	]	MSE	3											LSB	
	JR %	A		1	1	1	1	1	1	1	1	1	0	0	0	1	1FF1H
Flags:	E	I	С		<u>z</u>												
Ū	$\downarrow$	-	-	-	_												

*Mode:* Register direct Extended addressing: Invalid

# JR %BA Jump to relative location BA reg.

Function: PC ← PC + BA + 1
 Adds the content of the BA register to the address next to this instruction, to unconditionally branch to that address. Branch destination range is the next address of this instruction +0 to 255.

 Code: Mnemonic MSB LSB

Coue:	Mileino	me		MSE	>											LOD	
	JR %	BA		1	1	1	1	1	1	1	1	1	0	0	0	0	1FF0H
Flags:	E ↓	 _	C -	-	<u>Z</u>												
Mode:	Registe	er direc	t														

Extended addressing: Invalid

# JR [addr6]

Jump to relative location [addr6]

2 cycles

### *Function:* $PC \leftarrow PC + [addr6] + 1 (addr6 = 0000H-003FH)$

Adds the content of the data memory (0000H–003FH) specified with the addr6 to the address next to this instruction , to unconditionally branch to that address. Branch destination range is the next address of this instruction +0 to 15.

Code:	Mnemo	nic	]	MSE	3		_				_	-	_		_	LSB		
	JR [a	ddr6]		1	1	1	1	1	0	1	a5	a4	a3	a2	a1	a0	1F40H–1F7FH	
Flags:	E																	
-	$\downarrow$	_	—	-	-													

*Mode:* 6-bit absolute Extended addressing: Invalid

#### JR sign8 Jump to relative location sign8 1 cycle *Function:* $PC \leftarrow PC + sign8 + 1$ (sign8 = -128~127) Adds the relative address specified with the sign8 to the address next to this instruction, to unconditionally branch to that address. Branch destination range is the next address of this instruction -128 to +127. Code: Mnemonic MSB LSB 0 0 0 0 0 s7 s6 s5 s4 s3 s2 s1 s0 0000H–00FFH JR sign8 Flags: Е С Ζ L $\downarrow$ \_ \_ \_

Mode: Signed 8-bit PC relative Extended addressing: Valid

*Extended* LDB %EXT,imm8 *operation:* JR sign8

 $PC \leftarrow PC + sign16 + 1$ (sign16 = -32768 to 32767, upper 8-bit: imm8, lower 8-bit: sign8)

JRC sign8	Jump to relative location sign8 if C flag is set
-----------	--

Function: If C = 1 then PC  $\leftarrow$  PC + sign8 + 1 (sign8 = -128~127)Executes the "JR sign8" instruction if the C (carry) flag has been set to "1", otherwise executes<br/>the next instruction.

Code:	Mnemo	nic		MSE	3											LSB	
	JRC s	sign8		0	0	1	0	0	s7	s6	s5	s4	s3	s2	s1	s0	0400H–04FFH
		-	-			1											
Flags:	E		C		Z												
	$\downarrow$	—	-	-	-												
M . J	Cianad	0 h:+ D	C malat														

*Mode:* Signed 8-bit PC relative Extended addressing: Valid

sign8

Extended LDB %EXT,imm8

operation: JRC

If C = 1 then PC  $\leftarrow$  PC + sign16 + 1 (sign16 = -32768 to 32767, upper 8-bit: imm8, lower 8-bit: sign8)

1 cycle

# JRNC sign8 Jump to relative location sign8 if C flag is reset

1 cycle

Function:	If C = 0 then PC $\leftarrow$ PC + sign8 + 1 (sign8 = -128 $\sim$ 127)
	Executes the "JR sign8" instruction if the C (carry) flag has been reset to "0", otherwise executes
	the next instruction.

Code:	Mnemo	nic	I	ASB												LSB	
	JRNC	sign8		0	0	1	0	1	s7	s6	s5	s4	s3	s2	s1	s0	0500H–05FFH
Flags:	E ↓	 _	C -	Z -	-												
Mode:	Signed 8-bit PC relative Extended addressing: Valid																
Extended operation:		%EXT,i sign8	mm8			= 0 t 16 =						•			bit:	imm	n8, lower 8-bit: sign8)

JRNZ sign8	Jump to relative location sign8 if Z flag is reset	1 cycle
JRNZ sign8	Jump to relative location sign8 if Z flag is reset	1 cycl

Function: If Z = 0 then PC  $\leftarrow$  PC + sign8 + 1 (sign8 = -128~127)Executes the "JR sign8" instruction if the Z (zero) flag has been set to "1", otherwise executes the next instruction.

Code:	Mnemo	nic	1	MSB	3											LSB		
	JRNZ	sign8		0	0	1	1	1	s7	s6	s5	s4	s3	s2	s1	s0	0700H–07FFH	
Flags:	E	1	С	Z	<u>Z</u>													_
	↓ Signed Extend				lid													

Extended LDB %EXT,imm8

operation: JRNZ sign8

If Z = 0 then PC  $\leftarrow$  PC + sign16 + 1 (sign16 = -32768 to 32767, upper 8-bit: imm8, lower 8-bit: sign8)

# JRZ sign8

### Jump to relative location sign8 if Z flag is set

1 cycle

Function:If Z = 1 then PC  $\leftarrow$  PC + sign8 + 1 (sign8 = -128~127)Executes the "JR sign8" instruction if the Z (zero) flag has been reset to "0", otherwise executes the next instruction.

Code:	Mnem	onic		MSB												LSB	
	JRZ	sign8		0	0	1	1	0	s7	s6	s5	s4	s3	s2	s1	s0	0600H-06FFH
Flags:	E	E I C ↓ – –															
	$\downarrow$	-	-	-	-												
Mode: Signed 8-bit PC relative Extended addressing: Valid																	
Extended	LDB																
operation:	Extended LDB %EXT,imm8 Superation: JRZ sign8											0	16 - opei		bit:	imm	18, lower 8-bit: sign8)

# LD %r,%r'

Load r' reg. into r reg.

1 cycle

### **Function:** $r \leftarrow r'$

Loads the content of the r' register (A, B or F) into the r register (A, B or F).

Code:

Mnemonic	MSE	3										_	LSB	
LD %A,%A	1	1	1	1	0	1	1	1	1	0	0	0	0	1EF0H
LD %A,%B	1	1	1	1	0	1	1	1	1	0	0	1	0	1EF2H
LD %A,%F	1	1	1	1	1	1	1	1	1	0	1	1	0	1FF6H
LD %B,%A	1	1	1	1	0	1	1	1	1	0	1	0	0	1EF4H
LD %B,%B	1	1	1	1	0	1	1	1	1	0	1	1	0	1EF6H
LD %F,%A	1	1	1	1	1	1	1	1	1	0	1	0	1	1FF5H

Flags:

E		C	Z	
$\downarrow$	_	-	-	
\$	\$	€	\$	(r = F)

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# LD %r,imm4 Load immediate data imm4 into r reg.

1 cycle

*Function:*  $r \leftarrow imm4$ 

Loads the 4-bit immediate data imm4 into the r register (A, B or F).

Code:	Mnemo	nic		MSE	3											LSB	
	LD %	A,imm4	ļ	1	1	1	1	0	1	1	0	0	i3	i2	i1	i0	1EC0H–1ECFH
	LD %	B,imm4	ł	1	1	1	1	0	1	1	0	1	i3	i2	i1	i0	1ED0H–1EDFH
	LD %				0	0	0	0	1	0	1	1	i3	i2	i1	i0	10B0H–10BFH
					_	1											
Flags:	E		C		Ζ												
	$\downarrow$	_	_	-	-												
	\$	\$	\$		\$	(r	= F	)									
Mode:	Src: In Dst: Re Extend	egister (	direct		vali	d											

# LD %r,[%ir]

Load location [ir reg.] into r reg.

1 cycle

*Function:*  $r \leftarrow [ir]$ 

Loads the content of the data memory addressed by the ir register (X or Y) into the r register (A or B).

Code:	Mnem	onio	1	MSE	,											LSB	
Coue.						4	4	0	4	4	4	0	0	0			
		%A,[%X]		1	1	1	1	0	1	1	1	0	0	0	0	0	1EE0H
	LD %	6A,[%Y]		1	1	1	1	0	1	1	1	0	0	0	1	0	1EE2H
	LD %	6B,[%X]		1	1	1	1	0	1	1	1	0	0	1	0	0	1EE4H
	۲D ل	6B,[%Y]		1	1	1	1	0	1	1	1	0	0	1	1	0	1EE6H
Flags:	E ↓	  -	C -	-	<u>Z</u> -												
Mode:	Dst: F	Register i Register o ded add	direct		lid												
Extended operation:	t LDB %EXT,imm8																
	LDB LD	%EXT,i %r,[%Y		r	←[	FFi	mm	8] (	(FFi	mm	18 =	FF	00F	1+(	00H	l to	FFH)

# LD %r,[%ir]+ Load location [ir reg.

### Load location [ir reg.] into r reg. and increment ir reg.

1 cycle

### *Function:* $r \leftarrow [ir]$ , $ir \leftarrow ir + 1$

Loads the content of the data memory addressed by the ir register (X or Y) into the r register (A or B). Then increments the ir register (X or Y).

Code:	Mnemonic	MSE	3											LSB	
	LD %A,[%X]+	1	1	1	1	0	1	1	1	0	0	0	0	1	1EE1H
	LD %A,[%Y]+	1	1	1	1	0	1	1	1	0	0	0	1	1	1EE3H
	LD %B,[%X]+	1	1	1	1	0	1	1	1	0	0	1	0	1	1EE5H
	LD %B,[%Y]+	1	1	1	1	0	1	1	1	0	0	1	1	1	1EE7H
			-	1											

Flags:	E	I	С	Z
	$\downarrow$	_	-	-

*Mode:* Src: Register indirect Dst: Register direct Extended addressing: Invalid

# LD [%ir],%r

Load r reg. into location [ir reg.]

1 cycle

### *Function:* $[ir] \leftarrow r$

Loads the content of the r register (A or B) into the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic	1	MSE	5											LSB	
	LD [	%X],%A		1	1	1	1	0	1	1	1	0	1	0	0	0	1EE8H
	-	%X],%B		1	1	1	1	0	1	1	1	0	1	1	0	0	1EECH
	LD [	%Y],%A		1	1	1	1	0	1	1	1	0	1	0	1	0	1EEAH
	LD [	%Y],%B		1	1	1	1	0	1	1	1	0	1	1	1	0	1EEEH
Flags:	E ↓	 _	C -	2	<u>7</u> -												
Mode:	Dst: I	Register o Register i ded addi	ndirect		lid												
Extended operation:		%EXT,i [%X],%		[00imm8] ← r (00imm8 = 0000H + 00H to FFH)													
	LDB LD	%EXT,i [%Y],%		[F	Fin	nm8	3] ←	-r (	(FFi	imm	າ8 =	FF	00F	++	00⊢	l to	FFH)

# LD [%ir]+,%r Load r reg. into location [ir reg.] and increment ir reg.

1 cycle

### *Function:* $[ir] \leftarrow r, ir \leftarrow ir + 1$

Loads the content of the r register (A or B) into the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y).

Code:	Mnemo	nic	1	MSE	3											LSB	
	LD [%	6X]+,%A	4	1	1	1	1	0	1	1	1	0	1	0	0	1	1EE9H
	LD [%	6X]+,%E	3	1	1	1	1	0	1	1	1	0	1	1	0	1	1EEDH
	LD [%	6Y]+,%/	۹	1	1	1	1	0	1	1	1	0	1	0	1	1	1EEBH
	LD [%	6Y]+,%E	3	1	1	1	1	0	1	1	1	0	1	1	1	1	1EEFH
Flags:	E	I	С	Z	<u>Z</u>												

0	$\downarrow$	_	_	-
Mada	Cuer D	riston	dina at	

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# LD [%ir],imm4 Loa

### Load immediate data imm4 into location [ir reg.]

1 cycle

### *Function:* $[ir] \leftarrow imm4$

Loads the 4-bit immediate data imm4 into the data memory addressed by the ir register (X or Y).

Code:	Mnem	1	MSB							LSB							
	LD [%X],imm4 LD [%Y],imm4			1	1	1	1	0	1	0	0	0	i3	i2	i1	i0	1E80H–1E8FH
				1	1	1	1	0	1	0	1	0	i3	i2	i1	i0	1EA0H–1EAFH
Flags:	E ↓	  -	C -	-	<u>7</u> -												
Mode:	Src: Immediate data Dst: Register indirect Extended addressing: Valid																
Extended operation:		%EXT,imm8 [%X],imm4			)0im	nm8	] ←	im	m4	(00	imr	n8 =	= 00	000H	++	00H	to FFH)
	LDB LD	%EXT,i [%Y],in	[F	Fin	nm8	8] ←	- im	m4	(FF	- imi	m8	= F	F00	Н+	· 00	H to FFH)	

# LD [%ir]+,imm4 Load immediate data imm4 into location [ir reg.] and increment ir reg. 1 cycle

*Function:*  $[ir] \leftarrow imm4, ir \leftarrow ir + 1$ 

Loads the 4-bit immediate data imm4 into the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y).

Code:	Mnemo	nic		MSI	3											LSB	
	LD [%	6X]+,im	m4	1	1	1	1	0	1	0	0	1	i3	i2	i1	i0	1E90H–1E9FH
	LD [%	LD [%Y]+,imm4				1	1	0	1	0	1	1	i3	i2	i1	i0	1EB0H–1EBFH
Flags:	E ↓	  -	C -		<u>Z</u>												
Mode:	Src: In	nmedia	te data														

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

# LD [%ir],[%ir'] Load location [ir' reg.] into location [ir reg.]

2 cycles

# *Function:* $[ir] \leftarrow [ir']$

Loads the content of the data memory addressed by the ir' register (X or Y) into the data memory addressed by the ir register (Y or X).

Code:	Mnemo	nic		MSE	3											LSB	
	LD [%	6X],[%Y	]	1	1	1	1	0	1	1	1	1	1	0	1	0	1EFAH
	LD [%	1	1	1	1	0	1	1	1	1	1	0	0	0	1EF8H		
Flags:	E	1	С		7												

Flags:  $E \mid C \mid Z$ 

Mode: Src: Register indirect Dst: Register indirect Extended addressing: Invalid

# LD [%ir],[%ir']+ Load location [ir' reg.] into location [ir reg.] and increment ir' reg. 2 cycles

Function: [ir] ← [ir'], ir' ← ir' + 1 Loads the content of the data memory addressed by the ir' register (X or Y) into the data memory addressed by the ir register (Y or X). Then increments the ir' register (Y or X).

Code:	Mnemo	nic		MSE	3											LSB	
	LD [%	5X],[%Y	′]+	1	1	1	1	0	1	1	1	1	1	0	1	1	1EFBH
	LD [%	5Y],[%X	(]+	1	1	1	1	0	1	1	1	1	1	0	0	1	1EF9H
Flags:	E ↓	 _	C -	-	<u>Z</u>	]											
Mode:	Src: Re Dst: Re Extend	egister	indirec	d													

LD [%ir]+,[%ir'] Load location [ir' reg.] into location [ir reg.] and increment ir reg. 2 cycles

#### *Function:* $[ir] \leftarrow [ir'], ir \leftarrow ir + 1$

Loads the content of the data memory addressed by the ir' register (X or Y) into the data memory addressed by the ir register (Y or X). Then increments the ir register (X or Y).

Code:	Mnemonic	MSE	3											LSB	
	LD [%X]+,[%Y]	1	1	1	1	0	1	1	1	1	1	1	1	0	1EFEH
	LD [%Y]+,[%X]	Y]+,[%X] 1 1					1	1	1	1	1	1	0	0	1EFCH

# Flags: $E \mid I \mid O$

Mode: Src: Register indirect Dst: Register indirect Extended addressing: Invalid

# LD [%ir]+,[%ir']+ Load location [ir' reg.] into location [ir reg.] and increment ir and ir' reg. 2 cycles

Function: [ir] ← [ir'], ir ← ir + 1, ir' ← ir' + 1 Loads the content of the data memory addressed by the ir' register (X or Y) into the data memory addressed by the ir register (Y or X). Then increments both the ir and ir' registers.

Code:	Mnemo	nic		MSE	3											LSB	
	LD [%	5X]+,[%	Y]+	1	1	1	1	0	1	1	1	1	1	1	1	1	1EFFH
	LD [%	5Y]+,[%	X]+	1	1	1	1	0	1	1	1	1	1	1	0	1	1EFDH
Flags:	E	1	С		7	1											
1 1455.	$\downarrow$	_	-	-	-												
Mode:	Src: Re Dst: Re	-				J											

Extended addressing: Invalid

# LDB %BA, imm8 Load immediate data imm8 into BA reg.

1 cycle

#### *Function:* $BA \leftarrow imm8$

Loads the 8-bit immediate data imm8 into the BA register.

 Code:
 Mnemonic
 MSB
 LSB

 LDB
 %BA,imm8
 0
 1
 0
 1
 i7
 i6
 i5
 i4
 i3
 i2
 i1
 i0
 0900H–09FFH

 Flags:
 E
 I
 C
 Z

 ↓

 <

Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

# LDB %BA,[%ir]+ Load location [ir reg.] into BA reg. and increment ir reg.

2 cycles

*Function:* A  $\leftarrow$  [ir], B  $\leftarrow$  [ir + 1], ir  $\leftarrow$  ir + 2

Loads the 2-word data in the data memory into the BA register. The content of the data memory addressed by the ir register (X or Y) is loaded into the A register as the low-order 4 bits, and the content of the next address is loaded into the B register as the high-order 4 bits. The ir register (X or Y) is incremented by 2 words.

Code:	Mnemo	nic		MSE	3											LSB	
	LDB 🤋	%BA,[%	6X]+	1	1	1	1	1	1	1	0	1	1	0	0	0	1FD8H
	LDB 9	%BA,[%	ώY]+	1	1	1	1	1	1	1	0	1	1	0	1	0	1FDAH
Flags:	E	С		Z													
	$\downarrow$	↓			_												

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# LDB %BA,%EXT Load EXT reg. into BA reg.

1 cycle

# Function: $BA \leftarrow EXT$

Loads the content of the EXT register into the BA register.

Code:	Mnemo	nic		MSE	3											LSB	
	LDB 9	%BA,%	EXT	1	1	1	1	1	1	1	0	1	0	1	1	Х	1FD6H, (1FD7H)
Flags:	E ↓	LDB         %BA,%EXT           E         I         C           ↓         -         -			<u>Z</u>												
Mode:	Src: Re	egister	direct														

Dst: Register direct Extended addressing: Invalid

LSB

1FC8H

1FC9H

1FCAH

1FCBH

#### LDB %BA,%rr Load rr reg. into BA reg.

1 cycle

## *Function:* $BA \leftarrow rr$

Loads the content of the rr register (XL, XH, YL or YH) into the BA register.

1 1 0

1 1 0 0 1 0 0 1

1 1 0 0 1 0 1 0

0 1 0 0 0

Code: Mnemonic MSB LDB %BA,%XL 1 1 1 1 1 LDB %BA,%XH 1 1 1 1 1 LDB %BA,%YL 1 1 1 1 1

> 1 1 1 1 1 1 1 0 0 1 0 1 1

Flags:	Е	I	С	Z
	$\rightarrow$	Ι	Ι	-

LDB %BA,%YH

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

#### LDB %BA,%sp Load stack pointer into BA reg.

1 cycle

#### *Function:* $BA \leftarrow sp$

Loads the content of the stack pointer sp (SP1 or SP2) into the BA register.

Code:	Mnemonic	MSE	8		-				-			-	-	LSB	
	LDB %BA,%SP1	1	1	1	1	1	1	1	0	0	1	1	0	Х	1FCCH, (1FCDH)
	LDB %BA,%SP2	1	1	1	1	1	1	1	0	0	1	1	1	Х	1FCEH, (1FCFH)

Flags:

- С Ζ E I  $\overline{\downarrow}$ \_ \_ \_
- Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# LDB [%ir]+,%BA Load BA reg. into location [ir reg.] and increment ir reg.

2 cycles

Function: [ir] ← A, [ir + 1] ← B, ir ← ir + 2 Loads the content of the BA register into the data memory. The content of the A register is loaded into the data memory addressed by the ir register (X or Y) as the low-order 4 bits, and the content of the B register is loaded into the next address as the high-order 4 bits. The ir register (X or Y) is incremented by 2 words.

Code:	Mnemo	nic		MSE	3											LSB	
	LDB [	%X]+,%	6BA	1	1	1	1	1	1	1	0	1	1	0	0	1	1FD9H
	LDB [	%Y]+,%	6BA	1	1	1	1	1	1	1	0	1	1	0	1	1	1FDBH
Flags:	F	1	C		7												
1 1455.	<u> </u>	_	_	-	-												

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# LDB [%X]+, imm8 Load immediate data imm8 into location [X reg.] and increment X reg. 2 cycles

#### Function: $[X] \leftarrow i3-0, [X+1] \leftarrow i7-4, X \leftarrow X + 2$

Loads the 8-bit immediate data imm8 into the data memory. The low-order 4 bit-data is loaded into the data memory addressed by the ir register (X or Y), and the high-order 4-bit data is loaded into the next address. The ir register (X or Y) is incremented by 2 words.

Code:	Mnemo	nic		MSE	3	-			_			-	_	_		LSB	
	LDB [	%X]+,iı	mm8	0	0	0	0	1	i7	i6	i5	i4	i3	i2	i1	i0	0100H–01FFH
Flags:	E	I	С		Z												
Ū	$\downarrow$	-	-	-													

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

# LDB %EXT, imm8 Load immediate data imm8 into EXT reg.

#### 1 cycle

# *Function:* EXT $\leftarrow$ imm8

Loads the 8-bit immediate data into the EXT register. The E flag is set to "1".

Code:	Mnemo	onic		MSE	3											LSB	
	LDB 9	%EXT,ir	nm8	0	1	0	0	0	i7	i6	i5	i4	i3	i2	i1	i0	0800H–08FFH
Flags:	E ↑	 _	C -	-	<u>Z</u>												
	Dst: Re	nmediat egister o led addi	direct		vali	d											

# LDB %EXT,%BA Load BA reg. into EXT reg.

1 cycle

## $\textit{Function: EXT} \gets BA$

Loads the content of the BA register into the EXT register. The E flag is set to "1".

Code:	Mnemo	onic		MSE	3											LSB	
	LDB	%EXT,%	6BA	1	1	1	1	1	1	1	0	1	0	1	0	Х	1FD4H, (1FD5H)
Flags:	E		С		Z	]											
0	$\uparrow$	_	_	-	_												
				-		-											

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# LDB %rr,imm8 Load immediate data imm8 into rr reg.

*Function:*  $rr \leftarrow imm8$ 

Loads the 8-bit immediate data imm8 into the rr (XL or YL) register.

Code:	Mnem	nonic	Ν	1SB												LSB	
	LDB	%XL,imm8		0	1	0	1	0	i7	i6	i5	i4	i3	i2	i1	i0	0A00H-0AFFH
	LDB	%YL,imm8		0	1	0	1	1	i7	i6	i5	i4	i3	i2	i1	i0	0B00H-0BFFH
Flags:	E ↓	C	;	Z -	-												
Mode:	Src: I	mmediate d	ata														
	Dst: F	Register dire	ct														
	Exten	ded address	ing:	Va	lid												
Extended operation:		%EXT,imm %XL,imm8		Х	←	imn	า16	(u	оре	r 8-l	bit:	imn	18, I	low	er 8	-bit:	imm8')
	LDB LDB	%EXT,imm %YL,imm8		Y	$\leftarrow$	imn	า16	(u	оре	r 8-l	bit:	imn	18, I	ow	er 8	-bit:	imm8')

1 cycle

#### *Function:* $rr \leftarrow BA$

Loads the content of the BA register into the rr register (XL, XH, YL or YH).

Code:

Mnemonic MSB LSB LDB %XL,%BA 1FC0H LDB %XH,%BA 1FC1H LDB %YL,%BA 1FC2H LDB %YH,%BA 1FC3H

Flags:EICZ $\downarrow$ ---

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# LDB %sp,%BA Load BA reg. into stack pointer

1 cycle

# *Function:* $sp \leftarrow BA$

Loads the content of the BA register into the stack pointer sp (SP1 or SP2).

Code:	Mnemo	nic		MSE	3	_	-							-	-	LSB	
	LDB 9	%SP1,%	%BA	1	1	1	1	1	1	1	0	0	0	1	0	Х	1FC4H, (1FC5H)
	LDB 9	%SP2,%	%BA	1	1	1	1	1	1	1	0	0	0	1	1	Х	1FC6H, (1FC7H)
Flags:	E ↓	 _	C -	-	<u>Z</u>												
Mode:	Src: Re Dst: Re Extend	egister	direct	: In	vali	d											

NOP	No operation	1 cycle
Eurotian. No or	$(\mathbf{PC} \leftarrow \mathbf{PC} + 1)$	

#### *Function:* No operation (PC $\leftarrow$ PC+1)

Expends 1 cycle without doing an operation that otherwise exerts an affect. The PC (program counter) is incremented.

Code:	Mnemo	nic	1	MSE	3											LSB	
	NOP			1	1	1	1	1	1	1	1	1	1	1	1	Х	1FFEH, (1FFFH)
						1											
Flags:	E		С	Z	Z												
	$\downarrow$	-	-	-	_												

# **OR** %r,%r'

#### Logical OR of r'reg. and r reg.

1 cycle

*Function:*  $r \leftarrow r \lor r'$ 

Performs a logical OR operation of the content of the r' register (A or B) and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnem	onic		MSE	3											LSB	
	OR 9	%A,%A		1	1	0	1	1	0	1	1	1	0	0	0	Х	1B70H, (1B71H)
	OR 9	%A,%B		1	1	0	1	1	0	1	1	1	0	0	1	Х	1B72H, (1B73H)
	OR 9	%B,%A		1	1	0	1	1	0	1	1	1	0	1	0	Х	1B74H, (1B75H)
	OR 9	%B,%B		1	1	0	1	1	0	1	1	1	0	1	1	Х	1B76H, (1B77H)
		_															
Flags:	E		C		Z												
	$\downarrow$	_	_		¢												

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# OR %r,imm4

Logical OR of immediate data imm4 and r reg.

1 cycle

#### *Function:* $r \leftarrow r \lor imm4$

Performs a logical OR operation of the 4-bit immediate data imm4 and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnemonic	MSE	3											LSB	
	OR %A,imm4	1	1	0	1	1	0	1	0	0	i3	i2	i1	i0	1B40H–1B4FH
	OR %B,imm4	1	1	0	1	1	0	1	0	1	i3	i2	i1	i0	1B50H–1B5FH

# Flags:EICZ $\downarrow$ -- $\updownarrow$

Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

# **OR** %**F**,**imm4** *Logical OR of immediate data imm4 and F reg.*

#### 1 cycle

# *Function:* $F \leftarrow F \lor imm4$

Performs a logical OR operation of the 4-bit immediate data imm4 and the content of the F (flag) register, and stores the result in the r register. It is possible to set any flag.

Code:	Mnemo	nic		MSE	3											LSB	
	OR %	5F,imm₄	4	1	0	0	0	0	1	0	0	1	i3	i2	i1	i0	1090H–109FH
Flags:	E	I	С		Z					-				-			
	$\uparrow$	$\uparrow$	1	Ĺ	<u>↑</u>												
Mode:	Src: In	nmedia	te data	L													
	Dst: Re	egister	direct														

Extended addressing: Invalid

# OR %r,[%ir]

Logical OR of location [ir reg.] and r reg.

1 cycle

## $\textit{Function:} \ r \leftarrow r \lor [ir]$

Performs a logical OR operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnem	onic	1	MSB												LSB	
	OR 9	%A,[%X]		1	1	0	1	1	0	1	1	0	0	0	0	0	1B60H
	OR 9	%A,[%Y]		1	1	0	1	1	0	1	1	0	0	0	1	0	1B62H
	OR 9	%B,[%X]		1	1	0	1	1	0	1	1	0	0	1	0	0	1B64H
	OR S	%B,[%Y]		1	1	0	1	1	0	1	1	0	0	1	1	0	1B66H
Flags:	E ↓	   -	C -	Z	2												
Mode:	Dst: F	Register i Register o ded addi	lirect		lid												
Extended operation:		%EXT,i %r,[%X		r	← r	×[	00ir	nm8	3] (	00ir	nm	8 =	000	00H	+ 0	оH	to FFH)
	LDB OR	%EXT,i %r,[%Y		r	← r	~ [	FFi	mm	8] (	FFi	mm	18 =	FF	00⊦	+(	оон	to FFH)

# **OR** %r,[%ir]+ Logical OR of location [ir reg.] and r reg. and increment ir reg. 1 cycle

#### *Function:* $r \leftarrow r \lor [ir]$ , $ir \leftarrow ir +1$

Performs a logical OR operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register. Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	6											LSB	
	OR %A,[%X]+	1	1	0	1	1	0	1	1	0	0	0	0	1	1B61H
	OR %A,[%Y]+	1	1	0	1	1	0	1	1	0	0	0	1	1	1B63H
	OR %B,[%X]+	1	1	0	1	1	0	1	1	0	0	1	0	1	1B65H
	OR %B,[%Y]+	1	1	0	1	1	0	1	1	0	0	1	1	1	1B67H

Flags:	E		С	Z
	$\rightarrow$	-	-	$\leftrightarrow$

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# OR [%ir],%r

Logical OR of r reg. and location [ir reg.]

2 cycles

#### *Function:* $[ir] \leftarrow [ir] \lor r$

Performs a logical OR operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnen	nonic		MSE	3											LSB	
	OR	[%X],%A	۱	1	1	0	1	1	0	1	1	0	1	0	0	0	1B68H
	OR	[%X],%E	5	1	1	0	1	1	0	1	1	0	1	1	0	0	1B6CH
	OR	[%Y],%A	۱	1	1	0	1	1	0	1	1	0	1	0	1	0	1B6AH
	OR	[%Y],%B	5	1	1	0	1	1	0	1	1	0	1	1	1	0	1B6EH
			-			1											
Flags:	E		C		<u>z</u>												
	$\downarrow$	-	-		¢												
Mode:	Src: 1	Register	direct														
		Register		t													
		ded add			hil												
	LAten	ucu uuu	10551118	,. vi	ina												
Extended	LDB	%EXT,	imm8														
operation	: OR	[%X],%	5 <b>r</b>	[(	)0in	nm8	5] ←	[00	)imr	n8]	∨ r	(00	Dimi	m8	= 00	000	H + 00H to FFH)
				•			-	•				``					,
	LDB	%EXT,					-							_	_		··· · ··· <b></b> ···
	OR	[%Y],%	5r	[]	Fir	nm8	3] ←	- [FI	-im	m8]	$\vee r$	·(F	Fim	m8	= F	F00	)H + 00H to FFH)

# **OR** [%ir]+,%r Logical OR of r reg. and location [ir reg.] and increment ir reg. 2 cycles

Function: [ir] ← [ir] ∨ r, ir ← ir +1 Performs a logical OR operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8											LSB	
	OR [%X]+,%A	1	1	0	1	1	0	1	1	0	1	0	0	1	1B69H
	OR [%X]+,%B	1	1	0	1	1	0	1	1	0	1	1	0	1	1B6DH
	OR [%Y]+,%A	1	1	0	1	1	0	1	1	0	1	0	1	1	1B6BH
	OR [%Y]+,%B	1	1	0	1	1	0	1	1	0	1	1	1	1	1B6FH

Flags:	E	I	С	Z
	$\rightarrow$	-	—	\$

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# **OR** [%ir],imm4 Logical OR of immediate data imm4 and location [ir reg.] 2 cycles

*Function:*  $[ir] \leftarrow [ir] \lor imm4$ 

Performs a logical OR operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnem	onic		MSE	3											LSB	
	OR [	%X],imn	า4	1	1	0	1	1	0	0	0	0	i3	i2	i1	i0	1B00H–1B0FH
	OR [	%Y],imn	า4	1	1	0	1	1	0	0	1	0	i3	i2	i1	i0	1B20H–1B2FH
Flags:	E ↓	  -	C -	Z	2												
Mode:	Dst: F	mmediat Register i ded addi	ndirec		lid												
Extended operation:		%EXT,i [%X],im		[(	)0in	nm8	8] ←	[00	)imr	n8]	∨ in	nm₄	4 (C	)0in	nm8	5 = C	0000H + 00H to FFH)
	LDB OR	%EXT,i [%Y],im		[F	Fin	nm8	3] ←	FI	-imi	m8]	∨ iı	mm	4 (	FFir	nma	8 =	FF00H + 00H to FFH)

# **OR** [%ir]+, imm4 Logical OR of immediate data imm4 and location [ir reg.] and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow [ir] \lor imm4$ , ir  $\leftarrow$  ir +1

Performs a logical OR operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	OR [%X]+,imm4	1	1	0	1	1	0	0	0	1	i3	i2	i1	i0	1B10H–1B1FH
	OR [%Y]+,imm4	1	1	0	1	1	0	0	1	1	i3	i2	i1	i0	1B30H–1B3FH
Flags:	E I C		<u>Z</u>												

*Mode:* Src: Immediate data Dst: Register indirect Extended addressing: Invalid

 $\downarrow$  - -  $\downarrow$ 

# POP %r

Pop top of stack into r reg.

1 cycle

#### *Function:* $r \leftarrow [SP2]$ , $SP2 \leftarrow SP2 + 1$

Loads the 4-bit data that has been stored in the address indicated by the stack pointer SP2 into the r register (A, B or F), then increments the SP2.

Code:	1

:	Mnemonic I	MSB												LSB	
	POP %A	1	1	1	1	1	1	1	1	0	1	1	1	1	1FEFH
	POP %B	1	1	1	1	1	1	1	1	0	1	1	1	0	1FEEH
	POP %F	1	1	1	1	1	1	1	1	0	1	1	0	1	1FEDH

Flags:

Mode: Register direct Extended addressing: Invalid

# POP %ir

## Pop top of stack into ir reg.

1 cycle

*Function:* ir  $\leftarrow$  ([SP1\*4+3]~[SP1\*4]), SP1  $\leftarrow$  SP1 +1

Loads the 16-bit data that has been stored in the addresses (4 words) indicated by the stack pointer SP1 (SP1 indicates the lowest address) into the ir register (X or Y), then increments the SP1.

Code:	Mnemo	nic		MSE	3											LSB	
	POP	%X		1	1	1	1	1	1	1	1	0	1	0	0	1	1FE9H
	POP	%Y		1	1	1	1	1	1	1	1	0	1	0	1	Х	1FEAH, (1FEBH)
Flags:	E ↓	   _	C -	-	<u>Z</u>												
Mode:	Registe Extend			g: In	vali	d											

# PUSH %r

## Push r reg. onto stack

1 cycle

#### *Function:* $[SP2-1] \leftarrow r, SP2 \leftarrow SP2 -1$

Decrements the stack pointer SP2, then stores the content of the r register (A, B or F) into the address indicated by the SP2.

Code:

Mnemonic 1	MSB	6											LSB	
PUSH %A	1	1	1	1	1	1	1	1	0	0	1	1	1	1FE7H
PUSH %B	1	1	1	1	1	1	1	1	0	0	1	1	0	1FE6H
PUSH %F	1	1	1	1	1	1	1	1	0	0	1	0	1	1FE5H

Flags:

gs:	Е	I	С	Z
	$\downarrow$	_	_	-

*Mode:* Register direct Extended addressing: Invalid

## PUSH %ir Push in

Push ir reg. onto stack

1 cycle

Function: ([(SP1-1)\*4+3]~[(SP1-1)\*4]) ← ir, SP1 ← SP1 -1 Decrements the stack pointer SP1, then stores the content of the ir register (X or Y) into the addresses (4 words) indicated by the SP1 (SP1 indicates the lowest address).

Code:	Mnemo	nic		MSE	3											LSB	
	PUSH	%X		1	1	1	1	1	1	1	1	0	0	0	0	1	1FE1H
	PUSH	%Y		1	1	1	1	1	1	1	1	0	0	0	1	Х	1FE2H, (1FE3H)
Flags:	E	1	С		<u>Z</u>												
Mode:	 Registe	er direct															

Extended addressing: Invalid

RET

#### Return from subroutine

1 cycle

#### *Function:* PC $\leftarrow$ ([SP1\*4+3]~[SP1\*4]), SP1 $\leftarrow$ SP1 +1

Loads the 16-bit data (return address) that has been stored in the addresses (4 words) indicated by the stack pointer SP1 (SP1 indicates the lowest address) into the PC to return from the subroutine. The SP1 is incremented.

Code:	Mnemo	nic	]	MSE	3											LSB	
	RET			1	1	1	1	1	1	1	1	1	1	0	Х	0	1FF8H, (1FFAH)
Flags:	E		С		7	]											
	 ↓	_	_	-	-												

# **RETD imm8** *Return from subroutine and load imm8 into location* [X]

3 cycles

Function: PC ← ([SP1\*4+3]~[SP1\*4]), SP1 ← SP1 +1, [X] ← i3-0, [X+1] ← i7-4, X ← X + 2 After executing the RET instruction, stores the 8-bit immediate data imm8 into the data memory (2 words) indicated by the X register (X register specifies the low-order address of the 2 words). The X register is incremented by 2 words.

Code:	Mnemo	onic		MSE	3											LSB	
	RETD	imm8		1	0	0	0	1	i7	i6	i5	i4	i3	i2	i1	i0	1100H–11FFH
Flags:	E	I	C		Ζ												
	$\downarrow$	_	_	-	_												
						1											
Mode:	Immed	liate da	ta														
	Extend	led add	ressing	g: In	vali	d											

RETI

Return from interrupt routine

2 cycles

*Function:* PC  $\leftarrow$  ([SP1\*4+3]~[SP1\*4]), SP1  $\leftarrow$  SP1 +1, F  $\leftarrow$  [SP2], SP2  $\leftarrow$  SP2 +1

After executing the RET instruction, loads the 4-bit data that has been stored in the address indicated by the stack pointer SP2 into the F register, then increments the SP2. This instruction is used for returning from interrupt routines.

Code:	Mnemo	nic	1	MSE	3											LSB	
	RETI			1	1	1	1	1	1	1	1	1	1	0	0	1	1FF9H
		-	-			1											
Flags:	E		С	2	Z												
	\$	\$	\$		\$												

# RETS

Return and skip

2 cycles

Function: PC ← ([SP1\*4+3]~[SP1\*4]), SP1 ← SP1 +1, PC ← PC + 1 After executing the RET instruction, increments the PC to skip 1 instruction immediately after the return.

Code:	Mnemor	nic		MSE	3											LSB	
	RETS			1	1	1	1	1	1	1	1	1	1	0	1	1	1FFBH
Flags:	E	1	С		7	1	-		-								
	$\downarrow$	_	_		_												
						-											

# RL %r

#### Rotate left r reg. with carry

1 cycle

# *Function:* C ← 3210 ← r

Rotates the content of the r register (A or B) including the carry (C) to the left for 1 bit. The content of the C flag moves to bit 0 of the r register and bit 3 moves to the C flag.

Code:	Mnemonic	Μ	ISB												LSB	
	RL %A		1	0	0	0	0	1	1	1	1	0	0	1	0	10F2H
	RL %B		1	0	0	0	0	1	1	1	1	0	1	1	0	10F6H
<b>F</b> 1		0		,												

Flags:	E		C	Z
	$\downarrow$	-	\$	\$

*Mode:* Register direct Extended addressing: Invalid

# **RL** [%ir]Rotate left location [ir reg.] with carry

2 cycles

Function:	LC ←	3210 ◀ [ir]															
	Rotate	es the content of	f the	e da	ta n	nem	iory	ad	ldre	sse	d by	y th	e ir	reg	ister	r (X or Y) including the carry	r
	(C) to	the left for 1 bit	. Th	ne co	onte	ent	of tł	ne (	C fla	ig n	nov	es t	o bi	t 0 d	of tł	e data memory and bit 3	
	moves	s to the C flag.								0						-	
		0															
Code:	Mnem	onic I	MSB												LSB		
	Mnemonic         MSB         LSB           RL [%X]         1         0         0         1         1         0         1																
	RL [%	RL [%Y] 1 0 0 0 1 1 1 0 1 0 1 0 10EAH															
Flags:	RL [%Y]     1     0     0     0     1     1     1     0     <																
Mode:	Regist	er indirect															
	0	ded addressing	: Va	lid													
Extended		%EXT,imm8															
operation:	RL	[%X]	R	otat	es t	he	con	ten	t of	[00	imn	n8]	(00	imn	n8 =	= 0000H + 00H to FFH)	
	LDB RL	%EXT,imm8 [%Y]	R	otat	es t	:he	con	ten	t of	[FF	imr	n8]	(FF	-imi	m8⇒	= FF00H + 00H to FFH)	

# **RL [%ir]+**Rotate left location [ir reg.] with carry and increment ir reg.2 cycles

# Function: $\boxed{C} \leftarrow 3210 \leftarrow$ [ir], ir $\leftarrow$ ir +1

Rotates the content of the data memory addressed by the ir register (X or Y) including the carry (C) to the left for 1 bit. The content of the C flag moves to bit 0 of the data memory and bit 3 moves to the C flag. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSB												LSB	
	RL [%X]+	1	0	0	0	0	1	1	1	0	1	0	0	1	10E9H
	RL [%Y]+	1	0	0	0	0	1	1	1	0	1	0	1	1	10EBH
			_												

Flags:EIC $\downarrow$ - $\updownarrow$ 

*Mode:* Register indirect Extended addressing: Invalid

#### RR %r

#### Rotate right r reg. with carry

# *Function:* →3210→C r

Rotates the content of the r register (A or B) including the carry (C) to the right for 1 bit. The content of the C flag moves to bit 3 of the r register and bit 0 moves to the C flag.

Code:	Mnemonic	Ν	MSE	3											LSB	
	RR %A		1	0	0	0	0	1	1	1	1	0	0	1	1	10F3H
	RR %B		1	0	0	0	0	1	1	1	1	0	1	1	1	10F7H
Flags:	E I ↓ –	C ¢	2	<u>z</u>												
Mode:	Register direct Extended add		: In	vali	d											

RR [%ir]

Rotate right location [ir reg.] with carry

2 cycles

# *Function:* →3210→C [ir]

Rotates the content of the data memory addressed by the ir register (X or Y) including the carry (C) to the right for 1 bit. The content of the C flag moves to bit 3 of the data memory and bit 0 moves to the C flag.

Code:	Mnem	ionic	MSE	3											LSB	
	RR [	[%X]	1	0	0	0	0	1	1	1	0	1	1	0	0	10ECH
	RR [	[%Y]	1	0	0	0	0	1	1	1	0	1	1	1	0	10EEH
Flags:	E ↓	I C - ↓		<u>Z</u> ‡												
Mode:	0	ter indirect ded addressing	g: Va	ılid												
Extended operation:		%EXT,imm8 [%X]	R	lota	tes	the	cor	iten	t of	[00]	imn	า8]	(00	imr	n8 =	= 0000H + 00H to FFH)
	LDB RR	%EXT,imm8 [%Y]	R	lota	tes	the	cor	iten	t of	(FF	imn	n8]	(FF	Fimi	m8 :	= FF00H + 00H to FFH)

# RR [%ir]+

Rotate right location [ir reg.] with carry and increment ir reg. 2 cycles

Function:  $\rightarrow$  3210  $\rightarrow$  C [ir], ir  $\leftarrow$  ir +1 Rotates the content of the data memory addressed by the ir register (X or Y) including the carry (C) to the right for 1 bit. The content of the C flag moves to bit 3 of the data memory and bit 0 moves to the C flag. Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags. Code: Mnemonic MSB LSB RR [%X]+ 1 0 0 0 0 0 1 10EDH 1 1 1 0 1 1 1 0 0 0 0 1 1 10EFH RR [%Y]+ 1 0 1 1 1 1

Flags:	Е	I	С	Z
	$\downarrow$	-	¢	\$

*Mode:* Register indirect Extended addressing: Invalid

# SBC %r,%r'

Subtract with carry r' reg. from r reg.

1 cycle

#### *Function:* $r \leftarrow r - r' - C$

Subtracts the content of the r' register (A or B) and carry (C) from the r register (A or B).

Code:	Mnemonic	MSE	3											LSB	
	SBC %A,%A	1	1	0	0	0	1	1	1	1	0	0	0	Х	18F0H, (18F1H)
	SBC %A,%B	1	1	0	0	0	1	1	1	1	0	0	1	Х	18F2H, (18F3H)
	SBC %B,%A	1	1	0	0	0	1	1	1	1	0	1	0	Х	18F4H, (18F5H)
	SBC %B,%B	1	1	0	0	0	1	1	1	1	0	1	1	Х	18F6H, (18F7H)

Flags:

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# SBC %r,imm4 Subtract with carry immediate data imm4 from r reg.

#### 1 cycle

*Function:* r ← r - imm4 - C Subtracts the 4-bit immediate data imm4 and carry (C) from the r register (A or B).

Code:	Mnemonic	Ν	ASB												LSB	
	SBC %A,imm	n4	1	1	0	0	0	1	1	0	0	i3	i2	i1	i0	18C0H–18CFH
	SBC %B,imm	n4	1	1	0	0	0	1	1	0	1	i3	i2	i1	i0	18D0H–18DFH
Flags:	E     I       ↓     −															
Mode:	Src: Immediat Dst: Register d Extended addr	lirect	: In	vali	d											

# SBC %r,[%ir]

Subtract with carry location [ir reg.] from r reg.

1 cycle

#### *Function:* $r \leftarrow r - [ir] - C$

Subtracts the content of the data memory addressed by the ir register (X or Y) and carry (C) from the r register (A or B).

Code:	Mnem	onic		MSE	;											LSB	
	SBC	%A,[%>	(]	1	1	0	0	0	1	1	1	0	0	0	0	0	18E0H
	SBC	%A,[%\	<u>′</u> ]	1	1	0	0	0	1	1	1	0	0	0	1	0	18E2H
	SBC	%B,[%>	(]	1	1	0	0	0	1	1	1	0	0	1	0	0	18E4H
	SBC	%B,[%\	[]	1	1	0	0	0	1	1	1	0	0	1	1	0	18E6H
Flags:	E ↓	 _	C ¢	Z	2												
Mode:		Register i		t													
	Dst: F	Register o	lirect														
	Exten	ded add	ressing	: Va	lid												
Extended operation:																	
	LDB SBC	%EXT,i %r,[%Y		r	← r	- (F	Fin	nm8	8] - (	C (	FFii	mm	8 =	FF	юн	+ 0	0H to FFH)

# **SBC** %r,[%ir]+ Subtract with carry location [ir reg.] from r reg. and increment ir reg. 1 cycle

#### *Function:* $r \leftarrow r - [ir] - C$ , $ir \leftarrow ir + 1$ Subtracts the content of the data memory addressed by the ir register (X or Y) and carry (C) from the r register (A or B). Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags. Code: Mnemonic MSB LSB SBC %A,[%X]+ 1 1 0 0 0 1 0 0 0 0 1 18E1H 1 1 1 0 1 0 0 18E3H SBC %A,[%Y]+ 1 0 0 1 1 0 1 1 SBC %B,[%X]+ 1 1 0 0 0 1 1 0 0 18E5H 1 1 0 1 18E7H SBC %B,[%Y]+ 1 1 0 0 0 1 1 1 0 0 1 1 1 Flags: Е С Ζ I $\downarrow$ \_ \$ 1 Mode: Src: Register indirect Dst: Register direct

Extended addressing: Invalid

# SBC [%ir],%r

#### Subtract with carry r reg. from location [ir reg.]

2 cycles

# *Function:* $[ir] \leftarrow [ir] - r - C$

Subtracts the content of the r register (A or B) and carry (C) from the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic		MSE	3											LSB	
	SBC	[%X],%	A	1	1	0	0	0	1	1	1	0	1	0	0	0	18E8H
	SBC	[%X],%	В	1	1	0	0	0	1	1	1	0	1	1	0	0	18ECH
	SBC	[%Y],%	A	1	1	0	0	0	1	1	1	0	1	0	1	0	18EAH
	SBC	[%Y],%	В	1	1	0	0	0	1	1	1	0	1	1	1	0	18EEH
Flags:	E ↓	-	C ↓		<u>z</u> ¢												
Mode:	Dst: I	Register Register ded add	indirec		ılid												
Extended operation:		%EXT, [%X],%		[(	)0in	nm8	6] ←	[00	)imr	n8]	- r -	- C	(00	imr	n8 =	= 00	00H + 00H to FFH)
	LDB SBC	%EXT, [%Y],%	-	[F	Fin	nm٤	8] ←	FI	Fim	m8]	- r	- C	(FI	=im	m8	= F	F00H + 00H to FFH)

# **SBC** [%ir]+,%r Subtract with carry r reg. from location [ir reg.] and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow [ir] - r - C, ir \leftarrow ir + 1$ 

Subtracts the content of the r register (A or B) and carry (C) from the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	SBC [%X]+,%A	1	1	0	0	0	1	1	1	0	1	0	0	1	18E9H
	SBC [%X]+,%B	1	1	0	0	0	1	1	1	0	1	1	0	1	18EDH
	SBC [%Y]+,%A	1	1	0	0	0	1	1	1	0	1	0	1	1	18EBH
	SBC [%Y]+,%B	1	1	0	0	0	1	1	1	0	1	1	1	1	18EFH

Flags:	E		С	Z
	$\rightarrow$	-	$\Leftrightarrow$	\$

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# **SBC** [%ir], imm4 Subtract with carry immediate data imm4 from location [ir reg.] 2 cycles

Function: [ir] ← [ir] - imm4 - C Subtracts the 4-bit immediate data imm4 and carry (C) from the data memory addressed by the ir register (X or Y).

Code:	Mnemonic	M	MSB												
	SBC [%X],imm	4	1   1	0	0	0	1	0	0	0	i3	i2	i1	i0	1880H–188FH
	SBC [%Y],imm	4	1 1	0	0	0	1	0	1	0	i3	i2	i1	i0	18A0H–18AFH
Flags:	E         I           ↓         −	C ¢	Z ¢												
Mode:	Src: Immediate Dst: Register inc Extended addres	lirect	Valic	1											
Extended operation:	,		[00i	۳m	3] ←	- [00	)imr	n8]	- im	nm4	+ - C	; (0	0im	m8	= 0000H + 00H to FFH)
	LDB %EXT,imi SBC [%Y],imm		[FFi	mma	8] ←	- (FI	=im	m8]	- in	nm₄	4 - (	C (F	Fin	nm8	3 = FF00H + 00H to FFH)

# **SBC** [%ir]+, imm4 Subtract with carry immediate data imm4 from location [ir reg.] and increment ir reg. 2 cycles

Function:	$[ir] \leftarrow [ir] - imm4 - C, ir \leftarrow ir + 1$
	Subtracts the immediate data imm4 and carry (C) from the data memory addressed by the ir
	register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSB	LSB							
	SBC [%X]+,imm4	1 1 0 0 0	0 1 0 0 1 i3 i2 i1 i0 1890H–189FH							
	SBC [%Y]+,imm4	1 1 0 0 0	0 1 0 1 1 i3 i2 i1 i0 18B0H–18BFH							
Flags:	E         I         C           ↓         −         ↓	Z ↓								
Mode:	Src: Immediate data Dst: Register indired	-								

Extended addressing: Invalid

# **SBC** %**B**,%**A**,**n**4 *Subtract with carry A reg. from B reg. in specified radix*

#### *Function:* $B \leftarrow N$ 's adjust (B - A - C)

Subtracts the content of the A register and carry (C) from the B register. The operation result is adjusted with n4 as the radix. The C flag is set according to the radix.

Code:	Mnemo	nic		MSE	3											LSB	
	SBC 9	%B,%A	,n4	1	0	0	0	0	1	1	0	0	n3	n2	n1	n0	10C0H-10CFH
Flags:	E	I	С		Z												
	$\rightarrow$	-	\$		\$												
14 1			1														

- Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid
- *Note:* n4 should be specified with a value from 1 to 16. When 16 is specified for n4, the low-order 4 bits of the machine code (n3–n0) become 0000B.

2 cycles

#### SBC %B,[%ir],n4 Subtract with carry location [ir reg.] from B reg. in specified radix 2 cycles

*Function:*  $B \leftarrow N$ 's adjust (B - [ir] - C) Subtracts the content of the data memory addressed by the ir register (X or Y) and carry (C) from the B register. The operation result is adjusted with n4 as the radix. The C flag is set according to the radix.

Code:	Mnemonic	MSB							I	LSB	
	SBC %B,[%X],n4	1 1 1	0	0 1	1	0	0	n3 n2	n1	n0	1CC0H-1CCFH
	SBC %B,[%Y],n4	1 1 1	0	0 1	1	1	0	n3 n2	n1	n0	1CE0H-1CEFH
Flags:	E         I         C           ↓         −         ↓	Z ↓									
Mode:	Src: Register indir	ect									
	Dst: Register direc	t									
	Extended addressi										
Extended operation:	· · · ,		s adj	ust (B	- [00	Dimr	n8]	- C) ((	00im	m8	= 0000H + 00H to FFH)
	LDB %EXT,imm SBC %B,[%Y],n4		s adj	ust (B	- [F	Fimr	n8]	- C) (	FFirr	nm8	= FF00H + 00H to FFH)
Note:	n4 should be speci	fied with a v	alue	from	1 to	16.	Wh	en 16 i	s spe	ecifi	ed for n4, the low-order 4

bits of the machine code (n3-n0) become 0000B.

SBC %B,[%ir]+,n4 Subtract with carry location [ir reg.] from B reg. in specified radix and increment ir reg. 2 cycles

*Function:*  $B \leftarrow N$ 's adjust (B - [ir] - C), ir  $\leftarrow$  ir + 1

Subtracts the content of the data memory addressed by the ir register (X or Y) and carry (C) from the B register. The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the B register and the increment result of the ir register does not affect the flags. The C flag is set according to the radix.

Code:	Mnemo	onic	MSE														
	SBC	%B,[%)	X]+,n4	1	1	1	0	0	1	1	0	1	n3	n2	n1	n0	1CD0H-1CDFH
	SBC	SBC %B,[%Y]+,n4			1	1	0	0	1	1	1	1	n3	n2	n1	n0	1CF0H-1CFFH
			-														
Flags:	E		С	2	Ζ												
	$\downarrow$	-	\$		\$												
Mode:	$\downarrow$ – $\uparrow$ $\uparrow$ Src: Register indirect Dst: Register direct																

- Extended addressing: Invalid
- Note: n4 should be specified with a value from 1 to 16. When 16 is specified for n4, the low-order 4 bits of the machine code (n3-n0) become 0000B.

# SBC [%ir],%B,n4 Subtract with carry B reg. from location [ir reg.] in specified radix 2 cycles

Function: [ir] ← N's adjust ([ir] - B - C) Subtracts the content of the B register and carry (C) from the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. The C flag is set according to the radix.

Code:	Mnemonic	MSB LSB									
	SBC [%X],%B,n4	1 1 1	0 0	0 1	0	0	n3 n	2 n1	n0	1C40H–1C4FH	
	SBC [%Y],%B,n4	1 1 1	0 0	0 1	1	0	n3 n	2 n1	n0	1C60H-1C6FH	
Flags:	E         I         C           ↓         −         ↓	Z ↓									
Mode:	Src: Register direct	t									
	Dst: Register indire	ect									
	Extended addressin	ng: Valid									
	LDB %EXT,imm8 SBC [%X],%B,n4	[00imm8] ←	- N's a	djust (	[00in	nm8	8] - B	- C)	(00iı	mm8 = 0000H + 00H to FFH)	
	LDB %EXT,imm8 SBC [%Y],%B,n4	[FFimm8] ←	– N's a	ıdjust (	[FFir	nma	8] - B	- C)	(FF	imm8 = FF00H + 00H to FFH)	
Note:	n4 should be specif bits of the machine					Wh	en 16	is sp	ecifi	ed for n4, the low-order 4	

SBC [%ir]+,%B,n4 Subtract with carry B reg. from location [ir reg.] in specified radix and increment ir reg. 2 cycles

Function: [ir] ← N's adjust ([ir] - B - C), ir ← ir + 1 Subtracts the content of the B register and carry (C) from the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags. The C flag is set according to the radix.

Code:	Mnemonic		MSE	3											LSB	
	SBC [%)	<]+,%B,n4	1	1	1	0	0	0	1	0	1	n3	n2	n1	n0	1C50H-1C5FH
	SBC [%)	/]+,%B,n4	1	1	1	0	0	0	1	1	1	n3	n2	n1	n0	1C70H-1C7FH
Flags:	E ↓	I C - ↓		<u>z</u>												
Mode:	0	ster direct ster indirec addressing		vali	d											
Note:	n4 should	be specifie	d w	vith	a va	alue	e fro	m 1	to	16.	Wh	en 1	l6 is	s sp	ecifi	ed for n4, the low-orde

*Note:* n4 should be specified with a value from 1 to 16. When 16 is specified for n4, the low-order 4 bits of the machine code (n3–n0) become 0000B.

# **SBC** [%ir],0,n4 Subtract carry from location [ir reg.] in specified radix

*Function:* [ir] ← N's adjust ([ir] - 0 - C) Subtracts the carry (C) from the data memory addressed by the ir register (X or Y). The opera-

tion result is adjusted with n4 as the radix. The C flag is set according to the radix. This instruction is useful for borrow processing of n based counters.

Code:	Mnemonic	MSB								]	LSB	
	SBC [%X],0,n4	1 1 1	0 0	0	0	0	0	n3	n2	n1	n0	1C00H–1C0FH
	SBC [%Y],0,n4	1 1 1	0 0	0	0	1	0	n3	n2	n1	n0	1C20H-1C2FH
Flags:	E         I         C           ↓         −         ↓	Z ↓										
Mode:	Src: Register direc	t										
	Dst: Register indir	ect										
	Extended addressi	ng: Valid										
	LDB %EXT,imm8 SBC [%X],0,n4		– N's a	adjus	st ([C	)0im	nm8	3] - (	) - C	C) (	00ir	nm8 = 0000H + 00H to FFH)
	LDB %EXT,imm8 SBC [%Y],0,n4		– N's a	adjus	st ([F	=Fin	nm	8] -	0 - 0	C)	(FFi	mm8 = FF00H + 00H to FFH)
Note:	n4 should be speci bits of the machine						Wh	en 1	l6 is	sp	ecifi	ed for n4, the low-order 4

SBC [%ir]+,0,n4 Subtract carry from location [ir reg.] in specified radix and increment ir reg. 2 cycles

*Function:* [ir]  $\leftarrow$  N's adjust ([ir] - 0 - C), ir  $\leftarrow$  ir + 1

Subtracts the carry (C) from the data memory addressed by the ir register (X or Y). The operation result is adjusted with n4 as the radix. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags. The C flag is set according to the radix. This instruction is useful for borrow processing of n based counters.

Code:	Mnemonic	MSB									LSB	
	SBC [%X]+,0,n4	1 1	1 0	0 0	0	0	1	n3	n2	n1	n0	1C10H-1C1FH
	SBC [%Y]+,0,n4	1 1	1 0	0 0	0	1	1	n3	n2	n1	n0	1C30H-1C3FH
Flags:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z ↓										
Mode:	Src: Register direct Dst: Register indire Extended addressin	ect	d									
Note	nt should be specif	ied with	a valuo	from	1 to	16	Wh	on 1	6 is	<b>c</b> n	ocifi	ed for n4 the low-orde

*Note:* n4 should be specified with a value from 1 to 16. When 16 is specified for n4, the low-order 4 bits of the machine code (n3–n0) become 0000B.

# **SET** [addr6], imm2 Set bit imm2 in location [addr6]

2 cycles

 $\label{eq:function: [addr6] \leftarrow [addr6] \lor (2^{imm2})} \\ (addr6 = 0000H-003FH \ or \ FFC0H-FFFFH) \\ Sets the bit specified with the imm2 in the data memory specified with the addr6 to "1".$ 

Code:	Mnemo	onic	l	MSE	3											LSB	
	SET [	00addr6	6],imm2	1	0	1	1	0	i1	i0	a5	a4	a3	a2	a1	a0	1600H–16FFH
	SET [	FFaddre	8],imm2	1	0	1	1	1	i1	i0	a5	a4	a3	a2	a1	a0	1700H–17FFH
				_		1											
Flags:	E		C	4	<u> </u>												
	$\downarrow$	-	-	,	\$												

*Mode:* Src: Immediate data Dst: 6-bit absolute Extended addressing: Invalid

# SLL %r

# Shift left r reg. logical

1 cycle

# *Function:* C ← 3210 ← 0 r

Shifts the content of the r register (A or B) to the left for 1 bit. Bit 3 of the r register moves to the C flag and bit 0 goes "0".

Code:	Mnemonic	MSB	6											LSB	
	SLL %A	1	0	0	0	0	1	1	1	1	0	0	0	0	10F0H
	SLL %B	1	0	0	0	0	1	1	1	1	0	1	0	0	10F4H
	SLL /8D		0	0	0	0	I	I		1	0	1	0	0	101 411

Flags:

- s:  $\begin{bmatrix} E & I & C & Z \\ \downarrow & & \uparrow & \uparrow \end{bmatrix}$
- *Mode:* Register direct Extended addressing: Invalid

# **SLL** [%ir] Shift left location [ir reg.] logical

# *Function:* C ← 3210 ← 0 [ir]

Shifts the content of the data memory addressed by the ir register (X or Y) to the left for 1 bit. Bit 3 of the r register moves to the C flag and bit 0 goes "0".

Code:	Mnem	nonic	MSI	3											LSB	
	SLL	[%X]	1	0	0	0	0	1	1	1	0	0	0	0	0	10E0H
	SLL	[%Y]	1	0	0	0	0	1	1	1	0	0	0	1	0	10E2H
Flags:	E ↓	I C - ↓		<u>Z</u> ‡												
Mode:	0	ter indirect ded addressir	g: Va	lid												
Extended operation:		%EXT,imm8 [%X]	S	hift	s th	e co	onte	nt c	of [(	)0in	nm٤	3] (	00ir	nma	3 = 0	0000H + 00H to FFH)
	LDB SLL	%EXT,imm8 [%Y]	S	hift	s th	e co	onte	nt c	of [F	Fin	nm8	] (F	Fir	nm8	3 = I	FF00H + 00H to FFH)

 SLL [%ir]+
 Shift left location [ir reg.] logical and increment ir reg.
 2 cycles

# *Function:* $\mathbb{C} \leftarrow 3210 \leftarrow 0$ [ir], ir $\leftarrow$ ir + 1

Shifts the content of the data memory addressed by the ir register (X or Y) to the left for 1 bit. Bit 3 of the r register moves to the C flag and bit 0 goes "0". Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSB	;											LSB	
	SLL [%X]+	1	0	0	0	0	1	1	1	0	0	0	0	1	10E1H
	SLL [%Y]+	1	0	0	0	0	1	1	1	0	0	0	1	1	10E3H

Flags:	Е		С	Z
	$\rightarrow$	-	\$	\$

*Mode:* Register indirect Extended addressing: Invalid

# Set CPU to SLEEP mode

2 cycles

# Function: Sleep

SLP

Sets the CPU to SLEEP status.

The CPU and the peripheral circuits including the oscillation circuit stops operating, thus the power consumption is substantially reduced.

An interrupt from outside the MCU causes it to return from SLEEP status to the normal program execution status.

Code:	Mnemo	nic	1	MSE	3											LSB	
	SLP			1	1	1	1	1	1	1	1	1	1	1	0	1	1FFDH
Flags:	E	I	С	Z	Z	]											
	$\downarrow$	_	-	-	-												

# SRL %r

## Shift right r reg. logical

Ζ

\$

1 cycle

# *Function:* 0→3210→C r

Shifts the content of the r register (A or B) to the right for 1 bit. Bit 0 of the r register moves to the C flag and bit 3 goes "0".

Code:	Mnemonic	MSE	6											LSB	
	SRL %A	1	0	0	0	0	1	1	1	1	0	0	0	1	10F1H
	SRL %B	1	0	0	0	0	1	1	1	1	0	1	0	1	10F5H

Flags:EIC $\downarrow$ - $\uparrow$ 

*Mode:* Register direct Extended addressing: Invalid

# SRL [%ir] Shift right location [ir reg.] logical

# *Function:* $0 \rightarrow 3210 \rightarrow C$ [ir]

Shifts the content of the data memory addressed by the ir register (X or Y) to the right for 1 bit. Bit 0 of the r register moves to the C flag and bit 3 goes "0".

Code:	Mnem	nonic	MSI	3											LSB	
	SRL	[%X]	1	0	0	0	0	1	1	1	0	0	1	0	0	10E4H
	SRL	[%Y]	1	0	0	0	0	1	1	1	0	0	1	1	0	10E6H
Flags:	E ↓	I C - ↓	_	<u>Z</u> ↓												
Mode:	0	ter indirect ded addressii	ng: Va	alid												
Extended operation:		%EXT,imm8 [%X]		Shift	s th	e cc	onte	nt c	of [0	0im	m8	] (C	0im	nm8	= 0	0000H + 00H to FFH)
	LDB SRL	%EXT,imm8 [%Y]		Shift	s th	e co	onte	nt c	of [F	Firr	nm8	] (F	Fir	nm8	3 = I	FF00H + 00H to FFH)

SRL [%ir]+	Shift right location [ir reg.] logical and increment ir reg.	2 cycles

# *Function:* $0 \rightarrow 3210 \rightarrow C$ [ir], ir $\leftarrow$ ir + 1

Shifts the content of the data memory addressed by the ir register (X or Y) to the right for 1 bit. Bit 0 of the r register moves to the C flag and bit 3 goes "0". Then increments the ir register (X or Y). The increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSB	;											LSB	
	SRL [%X]+	1	0	0	0	0	1	1	1	0	0	1	0	1	10E5H
	SRL [%Y]+	1	0	0	0	0	1	1	1	0	0	1	1	1	10E7H

Flags:	Е	-	С	Z
	$\rightarrow$	_	\$	$\leftrightarrow$

*Mode:* Register indirect Extended addressing: Invalid

# SUB %r,%r'

#### Subtract r' reg. from r reg.

1 cycle

## *Function:* $r \leftarrow r - r'$

Subtracts the content of the r' register (A or B) from the r register (A or B).

Code:	Mnemonic	MSB		LSB
	SUB %A,%A	1 1	0 0 0 1 1	1 0 0 0 X 1870H, (1871H)
	SUB %A,%B	1 1	0 0 0 1 1	1 0 0 1 X 1872H, (1873H)
	SUB %B,%A	1 1	0 0 0 1 1	1 0 1 0 X 1874H, (1875H)
	SUB %B,%B	1 1	0 0 0 1 1	1 0 1 1 X 1876H, (1877H)
Flags:	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$(\mathbf{r} \neq \mathbf{r}')$ $(\mathbf{r} = \mathbf{r}')$	
Mode:	Src: Register direct Dst: Register direct			

Dst: Register direct Extended addressing: Invalid

# SUB %r,imm4 Subtract immediate data imm4 from r reg.

1 cycle

#### *Function:* $r \leftarrow r - imm4$

Subtracts the 4-bit immediate data imm4 from the r register (A or B).

Code:	Mnemonic	MSE	3				LSB										
	SUB %A,imm4	1	1	0	0	0	0	1	0	0	i3	i2	i1	i0	1840H–184FH		
	SUB %B,imm4	1	1	0	0	0	0	1	0	1	i3	i2	i1	i0	1850H–185FH		

Flags:

s:	E		С	Z
[	$\leftarrow$	-	€	\$

Mode: Src: Immediate data Dst: Register direct Extended addressing: Invalid

# **SUB** %r,[%ir] Subtract location [ir reg.] from r reg.

1 cycle

#### *Function:* $r \leftarrow r - [ir]$

Subtracts the content of the data memory addressed by the ir register (X or Y) from the r register (A or B).

Code:	Mnem	onic	]	MSE	6											LSB	
	SUB	%A,[%)	<]	1	1	0	0	0	0	1	1	0	0	0	0	0	1860H
	SUB	%A,[%`	Y]	1	1	0	0	0	0	1	1	0	0	0	1	0	1862H
	SUB	%B,[%)	K]	1	1	0	0	0	0	1	1	0	0	1	0	0	1864H
	SUB	%B,[%`	Y]	1	1	0	0	0	0	1	1	0	0	1	1	0	1866H
Flags:	E ↓		C ¢	2	<u>7</u>												
Mode:	Src: F	Register i	indirect	t													
	Dst: F	Register	direct														
	Exten	ded add	ressing	: Va	lid												
Extended operation:		%EXT,i %r,[%X		r	← r	· - [(	)0in	nm8	6] ((	)0in	nm8	3 = (	000	0H	+ 00	DH t	o FFH)
	LDB SUB	%EXT,i %r,[%Y		r	← r	· - [F	Fin	nm8	8] (1	FFir	nm	8 =	FFC	)0H	+ 0	0H	to FFH)

SUB %r,[%ir]+	Subtract location [ir reg.] from r reg. and increment ir reg.	1 cycle
---------------	---	---------

#### *Function:* $r \leftarrow r - [ir]$ , $ir \leftarrow ir + 1$

Subtracts the content of the data memory addressed by the ir register (X or Y) from the r register (A or B). Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3				LSB									
	SUB %A,[%X]+	1	1	0	0	0	0	1	1	0	0	0	0	1	1861H	
	SUB %A,[%Y]+	1	1	0	0	0	0	1	1	0	0	0	1	1	1863H	
	SUB %B,[%X]+	1	1	0	0	0	0	1	1	0	0	1	0	1	1865H	
	SUB %B,[%Y]+	1	1	0	0	0	0	1	1	0	0	1	1	1	1867H	

Flags:	E	I	С	Ζ
	$\downarrow$	_	\$	\$

*Mode:* Src: Register indirect Dst: Register direct Extended addressing: Invalid

# SUB [%ir],%r Subtract

2 cycles

# *Function:* $[ir] \leftarrow [ir] - r$

Subtracts the content of the r register (A or B) from the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic	MSE	3											LSB	
	SUB	[%X],%A	1	1	0	0	0	0	1	1	0	1	0	0	0	1868H
	SUB	[%X],%B	1	1	0	0	0	0	1	1	0	1	1	0	0	186CH
	SUB	[%Y],%A	1	1	0	0	0	0	1	1	0	1	0	1	0	186AH
	SUB	[%Y],%B	1	1	0	0	0	0	1	1	0	1	1	1	0	186EH
Flags:	E ↓	I C − ↓		<u>z</u> ↓	]											
Mode:	Src: I	Register direct														
	Dst: I	Register indire	ct													
	Exten	ded addressin	g: Va	alid												
Extended operation:														I + 00H to FFH)		

SUB [%ir]+,%r	Subtract r reg. from location [ir reg.] and increment ir reg.	2 cycles
---------------	---	----------

#### *Function:* $[ir] \leftarrow [ir] - r$ , $ir \leftarrow ir + 1$

Subtracts the content of the r register (A or B) from the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	8		-		LSB										
	SUB [%X]+,%A	1	1	0	0	0	0	1	1	0	1	0	0	1	1869H		
	SUB [%X]+,%B	1	1	0	0	0	0	1	1	0	1	1	0	1	186DH		
	SUB [%Y]+,%A	1	1	0	0	0	0	1	1	0	1	0	1	1	186BH		
	SUB [%Y]+,%B	1	1	0	0	0	0	1	1	0	1	1	1	1	186FH		

Flags:

Е	I	С	Z
$\downarrow$	—	\$	¢

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# **SUB** [%ir],imm4 Subtract immediate data imm4 from location [ir reg.]

2 cycles

#### *Function:* $[ir] \leftarrow [ir] - imm4$

Subtracts the 4-bit immediate data imm4 from the data memory addressed by the ir register (X or Y).

Code:	Mnem	nonic	MSB												LSB	
	SUB	[%X],imm4	1	1	0	0	0	0	0	0	0	i3	i2	i1	i0	1800H–180FH
	SUB	[%Y],imm4	1	1	0	0	0	0	0	1	0	i3	i2	i1	i0	1820H–182FH
Flags:	E ↓	I C - ↓	Z	<b>7</b>												
Mode:	Dst: I	Immediate da Register indire Ided addressii	ct	lid												
Extended operation:		%EXT,imm8 [%X],imm4		$[00imm8] \leftarrow [00imm8]$ - imm4 (00imm8 = 0000H + 00H to FFH)												
	LDB SUB	%EXT,imm8 [%Y],imm4		Fin	nm8	8] ←	FF	-im	m8]	- in	nm-	4 (F	Fin	าฑช	3 = F	FF00H + 00H to FFH)

# SUB [%ir]+,imm4 Subtract immediate data imm4 from location [ir reg.] and increment ir reg. 2 cycles

#### *Function:* $[ir] \leftarrow [ir] - imm4$ , ir $\leftarrow$ ir + 1

Subtracts the 4-bit immediate data imm4 from the data memory addressed by the ir register (X or Y). Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	SUB [%X]+,imm4	1	1	0	0	0	0	0	0	1	i3	i2	i1	i0	1810H–181FH
	SUB [%Y]+,imm4	1	1	0	0	0	0	0	1	1	i3	i2	i1	i0	1830H–183FH

Flags:	E	I	С	Z
	$\downarrow$	-	¢	\$

Mode: Src: Immediate data Dst: Register indirect Extended addressing: Invalid

# TST [addr6], imm2 Test bit imm2 in location [addr6]

1 cycle

Function:	$[addr6] \lor (2^{imm2})$														
	(addr6 = 0000H–003FH or	FF	C0H	I–FI	FFF	FH)									
	Tests the bit specified with	ı th	e im	1m2	in	the	e da	ita r	nen	nory	y sp	ecif	ìed	with the addr6, and s	sets/
	resets the Z flag. It does no	ot c	han	ge t	he	coi	nter	nt of	f the	e da	ita r	nen	nory		
<i>.</i> .															
Code:	Mnemonic MSB												LSB		
	TST [00addr6],imm2 1	0	0	1 (	0   i	i1	i0	a5	a4	a3	a2	a1	a0	1200H–12FFH	
	TST [FFaddr6],imm2 1	0	0	1 ′	1   i	i1	i0	a5	a4	a3	a2	a1	a0	1300H–13FFH	
Flags:	E         I         C         Z           ↓         -         -         ↓														
Mode:	Src: Immediate data Dst: 6-bit absolute Extended addressing: Inva	alid	ł												

# XOR %r,%r'

Exclusive OR r' reg. and r reg.

1 cycle

#### *Function:* $r \leftarrow r \forall r'$

Performs an exclusive OR operation of the content of the r' register (A or B) and the content of the r register (A or B), and stores the result in the r register.

Code:
-------

e:	Mnemonic	MSB												LSB	
	XOR %A,%A	1	1	0	1	1	1	1	1	1	0	0	0	Х	1BF0H, (1BF1H)
	XOR %A,%B	1	1	0	1	1	1	1	1	1	0	0	1	Х	1BF2H, (1BF3H)
	XOR %B,%A	1	1	0	1	1	1	1	1	1	0	1	0	Х	1BF4H, (1BF5H)
	XOR %B,%B	1	1	0	1	1	1	1	1	1	0	1	1	Х	1BF6H, (1BF7H)

Flags:

E	I	С	Z	
$\downarrow$	_	_	\$	(r ≠ r')
$\downarrow$	-	—	$\uparrow$	(r = r')

Mode: Src: Register direct Dst: Register direct Extended addressing: Invalid

# **XOR** %**r**,**imm4** *Exclusive OR immediate data imm4 and r reg.*

#### *Function:* $r \leftarrow r \forall imm4$

Performs an exclusive OR operation of the 4-bit immediate data imm4 and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnemoni	ic		MSE	3											LSB	
	XOR %	6A,imr	n4	1	1	0	1	1	1	1	0	0	i3	i2	i1	i0	1BC0H–1BCFH
	XOR %	6B,imr	n4	1	1	0	1	1	1	1	0	1	i3	i2	i1	i0	1BD0H–1BDFH
Flags:	E	I	С		<u>Z</u>												
	$\downarrow$	-	-		\$												
Mode:	Src: Imr Dst: Reg Extende	gister o	direct		vali	d											

# XOR %F,imm4

Exclusive OR immediate data imm4 and F reg.

1 cycle

#### *Function:* $F \leftarrow F \forall imm4$

Performs an exclusive OR operation of the 4-bit immediate data imm4 and the content of the F (flag) register, and stores the result in the r register. It is possible to set/reset any flag.

Code:	Mnemo	nic	I											LSB			
	XOR	%F,imn	0	0	0	0	1	0	1	0	i3	i2	i1	i0	10A0H–10AFH		
Flags:	E	I	С		Z												
U	\$	\$	\$		\$												

*Mode:* Src: Immediate data Dst: Register direct Extended addressing: Invalid

# XOR %r,[%ir]

#### Exclusive OR location [ir reg.] and r reg.

1 cycle

#### *Function:* $r \leftarrow r \forall [ir]$

Performs an exclusive OR operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register.

Code:	Mnem	onic	]	MSE	3											LSB	
	XOR	%A,[%)	X]	1	1	0	1	1	1	1	1	0	0	0	0	0	1BE0H
	XOR	%A,[%`	Y]	1	1	0	1	1	1	1	1	0	0	0	1	0	1BE2H
	XOR	%B,[%)	X]	1	1	0	1	1	1	1	1	0	0	1	0	0	1BE4H
	XOR	%B,[%`	Y]	1	1	0	1	1	1	1	1	0	0	1	1	0	1BE6H
Flags:	E ↓	  -	C -	2	2												
Mode:																	
Extended operation:	XOR LDB	,	(] mm8							ι.							to FFH) I to FFH)

XOR %r,[%ir]+ Exclusive OR location [ir reg.] and r reg. and increment ir reg. 1 cycle

#### *Function:* $r \leftarrow r \forall [ir], ir \leftarrow ir + 1$

Performs an exclusive OR operation of the content of the data memory addressed by the ir register (X or Y) and the content of the r register (A or B), and stores the result in the r register. Then increments the ir register (X or Y). The flags change due to the operation result of the r register and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3											LSB	
	XOR %A,[%X]+	1	1	0	1	1	1	1	1	0	0	0	0	1	1BE1H
	XOR %A,[%Y]+	1	1	0	1	1	1	1	1	0	0	0	1	1	1BE3H
	XOR %B,[%X]+	1	1	0	1	1	1	1	1	0	0	1	0	1	1BE5H
	XOR %B,[%Y]+	1	1	0	1	1	1	1	1	0	0	1	1	1	1BE7H

Flags: E

	Е	I	С	Z
	$\downarrow$	_	—	¢
1				

Mode: Src: Register indirect Dst: Register direct Extended addressing: Invalid

# **XOR** [%ir],%r Exclusive OR r reg. and location [ir reg.]

*Function:*  $[ir] \leftarrow [ir] \forall r$ 

Performs an exclusive OR operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnem	onic		MSE	3											LSB	
	XOR	[%X],%	ЬA	1	1	0	1	1	1	1	1	0	1	0	0	0	1BE8H
	XOR	[%X],%	в	1	1	0	1	1	1	1	1	0	1	1	0	0	1BECH
	XOR	[%Y],%	А	1	1	0	1	1	1	1	1	0	1	0	1	0	1BEAH
	XOR	[%Y],%	ьΒ	1	1	0	1	1	1	1	1	0	1	1	1	0	1BEEH
					-												
Flags:	E		C	4	<u>z</u>												
	$\downarrow$	-	-														
Mode:	Mode: Src: Register direct Dst: Register indirect Extended addressing: Valid																
Extended operation:		%EXT, [%X],%	-	[(	[00imm8] ← [00imm8] ∀ r (00imm8 = 0000]								H + 00H to FFH)				
	LDB XOR	%EXT, [%Y],%		[F	Fin	nm8	8] ←	- [FI	Fim	m8]	∀ı	r (F	Firr	nm8	= F	F00	0H + 00H to FFH)

XOR [%ir]+,%r Exclusive OR r reg. and location [ir reg.] and increment ir reg. 2 cycles

#### *Function:* $[ir] \leftarrow [ir] \forall r, ir \leftarrow ir + 1$

Performs an exclusive OR operation of the content of the r register (A or B) and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3				LSB								
	XOR [%X]+,%A	1	1	0	1	1	1	1	1	0	1	0	0	1	1BE9H
	XOR [%X]+,%B	1	1	0	1	1	1	1	1	0	1	1	0	1	1BEDH
	XOR [%Y]+,%A	1	1	0	1	1	1	1	1	0	1	0	1	1	1BEBH
	XOR [%Y]+,%B	1	1	0	1	1	1	1	1	0	1	1	1	1	1BEFH

Flags:	E	I	С	Ζ
	$\downarrow$	_	-	\$

Mode: Src: Register direct Dst: Register indirect Extended addressing: Invalid

# **XOR** [%ir],imm4 Exclusive OR immediate data imm4 and location [ir reg.]

2 cycles

# Function: [ir] ← [ir] ∀ imm4 Performs an exclusive OR operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address.

Code:	Mnem	nonic	MSB										LSB	
	XOR	[%X],imm4	1 1 0	1	1	1	0	0	0	i3	i2	i1	i0	1B80H–1B8FH
	XOR	[%Y],imm4	1 1 0	1	1	1	0	1	0	i3	i2	i1	i0	1BA0H–1BAFH
Flags:	E ↓	I C	Z \$											
Mode:	e: Src: Immediate data Dst: Register indirect Extended addressing: Valid													
Extended operation:		%EXT,imm8 [%X],imm4	[00imm	8] ←	- [00	)imr	n8]	∀ ir	mm	4 ((	)0in	nm٤	3 = 0	0000H + 00H to FFH)
	LDB XOR	%EXT,imm8 [%Y],imm4	[FFimm	18] ←	- (FI	Fim	m8]	∀i	mm	n4 (	FFi	mm	8 =	FF00H + 00H to FFH)

# **XOR** [%ir]+, imm4 Exclusive OR immediate data imm4 and location [ir reg.] and increment ir reg. 2 cycles

*Function:*  $[ir] \leftarrow [ir] \forall imm4, ir \leftarrow ir + 1$ 

Performs an exclusive OR operation of the 4-bit immediate data imm4 and the content of the data memory addressed by the ir register (X or Y), and stores the result in that address. Then increments the ir register (X or Y). The flags change due to the operation result of the data memory and the increment result of the ir register does not affect the flags.

Code:	Mnemonic	MSE	3					LSB							
	XOR [%X]+,imm4	1	1	0	1	1	1	0	0	1	i3	i2	i1	i0	1B90H–1B9FH
	XOR [%Y]+,imm4	1	1	0	1	1	1	0	1	1	i3	i2	i1	i0	1BB0H–1BBFH

Flags:

F

Dst: Register indirect Extended addressing: Invalid

# Index

BIT [%ir]+,imm4 81	LD [%ir],imm4 102	SBC %r,%r'123	
BIT [%ir],imm4 81	LD [%ir]+,%r102	RR [%ir]+123	L
BIT [%ir]+,%r 80	LD [%ir],%r101	RR [%ir]122	XOR [%ir]+,imm4143
BIT [%ir],%r	LD %r,[%ir]+101	RR %r 122	XOR [%ir],imm4 143
BIT %r,[%ir]+	LD %r,[%ir]100	RL [%ir]+121	XOR [%ir]+,%r142
BIT %r,[%ir]	LD %r,imm4 100	RL [%ir]121	XOR [%ir],%r142
BIT %r,imm4 78	LD %r,%r'	RL %r 120	XOR %r,[%ir]+ 141
BIT %r,%r'	JRZ sign8	RETS 120	XOR %r,[%ir]141
AND [%ir]+,imm4 77	JRNZ sign8 98	RETI 119	XOR %F,imm4 140
AND [%ir],imm4 77	JRNC sign8 98	RETD imm8 119	XOR %r,imm4 140
AND [%ir]+,%r 76	JRC sign8 97	RET 118	XOR %r,%r'
AND [%ir],%r	JR [addro] 98 JR sign8 97	PUSH %ir 117 PUSH %ir 118	TST [addr6],imm2.139
AND %r,[%ir]+ 75	JR %BA	PUP %// 117 PUSH %r 117	SUB [%ir]+,imm4 138
AND %r,[%ir] 75	JR %BA 95	POP %ir 117	SUB [%ir]+,%r137 SUB [%ir],imm4138
AND %r,imm4 74 AND %F,imm4 74	JP % Y 95 JR %A 95	OR [%ir]+,imm4 116 POP %r 116	SUB [%ir],%r 137
AND %r,%r'	INT imm6 94 JP %Y 95	OR [%ir],imm4 115	SUB %r,[%ir]+136
ADD %ir,sign8 73	INC %sp	OR [%ir]+,%r 115	SUB %r,[%ir] 136
ADD %ir,%BA 72	INC [%ir]+,n4 93	OR [%ir],%r 114	SUB %r,imm4 135
ADD [%ir]+,imm4 72	INC [%ir],n4	OR %r,[%ir]+ 114	SUB %r,%r'135
ADD [%ir],imm4 71	INC [addr6] 92	OR %r,[%ir] 113	SRL [%ir]+134
ADD [%ir]+,%r 71	HALT 92		SRL [%ir]134
		OR %F,imm4 113	
ADD %r,[%ir]+ 70 ADD [%ir],%r 70	EX %r,[%ir] 91 EX %r,[%ir]+ 91	OR %r,imm4 112	SLP133 SRL %r133
ADD %r,[%ir]	EX %A,%B 90	NOP 111 OR %r,%r' 112	SLL [%ir]+132
ADD %r,imm4 69	DEC %sp 90	LDB %sp,%BA 111	SLL [%ir]132
ADD %r,%r'	DEC [%ir]+,n4 89	LDB %rr,%BA 110	SLL %r
ADC [%ir]+,0,n4 68	DEC [%ir],n4 89	LDB %rr,imm8 110	
ADC [%ir],0,n4 67	DEC [addr6] 88	LDB %EXT,%BA 109	SBC [%ir]+,0,n4 130 SET [addr6],imm2.131
ADC [%ir]+,%B,n4 . 67	CMP %ir,imm8 88	LDB %EXT,imm8 109	SBC [%ir],0,n4 130
ADC [%ir],%B,n4 66	CMP [%ir]+,imm4 87	LDB [%X]+,imm8 108	SBC [%ir]+,%B,n4 129
ADC %B,[%ir]+,n4 . 66	CMP [%ir],imm4 87	LDB [%ir]+,%BA 108	SBC [%ir],%B,n4 129
ADC %B,[%ir],n4 65	CMP [%ir]+,%r 86	LDB %BA,%sp 107	SBC %B,[%ir]+,n4 128
ADC %B,%A,n4 65	CMP [%ir],%r 86	LDB %BA,%rr 107	SBC %B,[%ir],n4 128
ADC [%ir]+,imm4 64	CMP %r,[%ir]+ 85	LDB %BA,%EXT106	SBC %B,%A,n4 127
ADC [%ir],imm4 64	CMP %r,[%ir] 85	LDB %BA,[%ir]+ 106	SBC [%ir]+,imm4 127
ADC [%ir]+,%r 63	CMP %r,imm4 84	LDB %BA,imm8 105	SBC [%ir],imm4 126
ADC [%ir],%r	CMP %r,%r' 84	LD [%ir]+,[%ir']+ 105	SBC [%ir]+,%r126
ADC %r,[%ir]+ 62	CLR [addr6],imm2 . 83	LD [%ir]+,[%ir'] 104	SBC [%ir],%r 125
ADC %r,[%ir] 62	CALZ imm8 83	LD [%ir],[%ir']+ 104	SBC %r,[%ir]+ 125
ADC %r,imm4 61	CALR sign8 82	LD [%ir],[%ir'] 103	SBC %r,[%ir] 124
ADC %r,%r' 61	CALR [addr6] 82	LD [%ir]+,imm4 103	SBC %r,imm4 124

# **EPSON** International Sales Operations

#### **AMERICA**

#### **EPSON ELECTRONICS AMERICA, INC.**

#### - HEADQUARTERS -

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone: +1-408-922-0200 Fax: +1-408-922-0238

#### - SALES OFFICES -

West

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone: +1-310-955-5300 Fax: +1-310-955-5400

#### Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone: +1-815-455-7630 Fax: +1-815-455-7633

#### Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone: +1-781-246-3600 Fax: +1-781-246-5443

#### Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

#### **EUROPE**

#### EPSON EUROPE ELECTRONICS GmbH

#### - HEADQUARTERS -

Riesstrasse 15 80992 Munich, GERMANY Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

#### DÜSSELDORF BRANCH OFFICE

Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

#### **UK & IRELAND BRANCH OFFICE**

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

#### FRENCH BRANCH OFFICE

 1 Avenue de l' Atlantique, LP 915
 Les Conquerants

 Z.A. de Courtaboeuf 2, F-91976
 Les Ulis Cedex, FRANCE

 Phone: +33-(0)1-64862350
 Fax: +33-(0)1-64862355

#### BARCELONA BRANCH OFFICE

Barcelona Design CenterEdificio Testa, Avda. Alcalde Barrils num. 64-68E-08190 Sant Cugat del Vallès, SPAINPhone: +34-93-544-2490Fax: +34-93-544-2491

#### Scotland Design Center

Integration House, The Alba Campus Livingston West Lothian, EH54 7EG, SCOTLAND Phone: +44-1506-605040 Fax: +44-1506-605041

## ASIA

#### EPSON (CHINA) CO., LTD.

23F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone: 64106655 Fax: 64107319

#### SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road Shanghai 200233, CHINA Phone: 86-21-5423-5577 Fax: 86-21-5423-4677

#### EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3 Taipei Phone: 02-2717-7360 Fax: 02-2712-9164 Telex: 24444 EPSONTB

#### **HSINCHU OFFICE**

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300 Phone: 03-573-9900 Fax: 03-573-9169

#### EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone: +65-6337-7911 Fax: +65-6334-2716

#### SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

#### GUMI OFFICE

6F, Good Morning Securities Bldg. 56 Songjeong-Dong, Gumi-City, 730-090, KOREA Phone: 054-454-6027 Fax: 054-454-6093

#### SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

#### IC Marketing Department IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

#### **ED International Marketing Department**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5117

# SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

EPSON Electronic Devices Website

http://www.epsondevice.com